From patchwork Tue Mar 16 17:19:23 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Robert Foss X-Patchwork-Id: 401709 Delivered-To: patch@linaro.org Received: by 2002:a02:8562:0:0:0:0:0 with SMTP id g89csp4500133jai; Tue, 16 Mar 2021 10:21:42 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxcvdAhOUDXPC/csUVrsRSdQ9Njp2sZ4s0FJQ/Wv2d9f0tEDO5gdFr3J1ulcUaB5oTcUCpv X-Received: by 2002:a17:906:7842:: with SMTP id p2mr11353637ejm.87.1615915301882; Tue, 16 Mar 2021 10:21:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615915301; cv=none; d=google.com; s=arc-20160816; b=mjDNz7mdVKxYtp9KdvwTwEq1SkjlWYzHndFEuqa5QfEHaipzyLlnU7adVwqSlQT+/t 1DcehnTV/qxNmjtaJW2BdZ98L55u5GVtj8FvZcmg5TbEsfTu7rNXUynSVwGl0M3hnS79 nhKVuZCwFXQ40ekKe3HwDjABhxd6f5Db9Mo52Ze/VTGCqidjKy5sqYiFp0xeNOA3bD0C ZfhdM2x/0j9O+5FlqlSzzjlciRjTqimgk6kNLXsLDjwTONvsqVvzbICKzZtXBexCqbOf Az43C9T0TU4TFn/PWWI9uMPZpsOl6oJw05x55El0XusGBdj7fgXzmqwF26EF5GbYC+W8 Mtiw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=9vXLNNMnXniLT7jNpAjc9vyLQsjPwtrTk1Cd0JUoufU=; b=BuwSCPPTPmyVPW4BDqCbkSXj9yQBkNWhXsK2eaK5msfHyoCTPVPuqyS0NFV2YAP0ye +S3EVwryzQR0CnHG5/UlmrAAjCOWtIeuBHV5p67PZIhMwqcp9+ZPbgQcIZRR+hiE3oYv PhQVQJMYsGFN4MNnDldxx0X0cfN+Yck3BT8oEtCiAU8AQ4ZzL7RTAtrBtFdrOI3eV79e lIeB5cVKqgrtdIdrmjCxg9zbIiSZpiWYVf2zxBgM5to3O+aker5oK1xW+vAHyJQWktbO j1loB6Er01hnBlAoy7+GWi9fsBw6MlQA48fcnrKaq6fcjUzCgyG2PH8EWDmDvW0Pumk5 c8GA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=tjx2pzxN; spf=pass (google.com: domain of linux-media-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-media-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v28si15629914edl.428.2021.03.16.10.21.41; Tue, 16 Mar 2021 10:21:41 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-media-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=tjx2pzxN; spf=pass (google.com: domain of linux-media-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-media-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239214AbhCPRVM (ORCPT + 3 others); Tue, 16 Mar 2021 13:21:12 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60794 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239135AbhCPRUa (ORCPT ); Tue, 16 Mar 2021 13:20:30 -0400 Received: from mail-ed1-x535.google.com (mail-ed1-x535.google.com [IPv6:2a00:1450:4864:20::535]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D9FECC0613DA for ; Tue, 16 Mar 2021 10:20:28 -0700 (PDT) Received: by mail-ed1-x535.google.com with SMTP id dm8so22500491edb.2 for ; Tue, 16 Mar 2021 10:20:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=9vXLNNMnXniLT7jNpAjc9vyLQsjPwtrTk1Cd0JUoufU=; b=tjx2pzxNq6v3y6c5EWY0OTAiSENUB6qfuaijIU1s8sLqo7F8R84UUu3kDXC+tFMVcm 9EKf4RF/BeXz27s/JblPEgYf6EK8rFA0wTD50f8v7ZlzEBP6x2Luu2Q3IBInI1tQl8cz lRCei9iVK9/7mIdvvTyjFjqpienInMeFdveX1wOITQ6D7PI9fKsm5tOBQV2pVzM6tomW 6+h+bPGsWgrYEPnt/TPROGgdwtuFATJkEaZVKi9QAM2YCFjZVHDiVYu1T1EB4TvCE7w7 L0kAQJSpj1e1YRbG9L5D64RxOGJjv/VUU5Kh+rE0Z6viKj7ZSJZtm/sOgF66EqmOw3fn 1r/w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=9vXLNNMnXniLT7jNpAjc9vyLQsjPwtrTk1Cd0JUoufU=; b=aeA9ZKfnFJD43/qmDdZRMZbIxR3CUCNGxXnvwLqkbqwVfywrjvj+0p8iNlNFKOtnXQ Tept+4p6HJ69hHfkkKyATQ+RzHVT+u9E+paYFQ9mh3eR4Sn/Aq6016NGGZXDqjhIcE2G jT0tQvMFBaXbz0j1XoNUOlPwr52WVXqvIrgfqaQDWHI2MICxxa0ajkxo8diLnx4Fncxi sLp+UOAIGqR4tqNHKcEpn4aUguhYSkz9/PnvZ+ikuNaLB+ZHPgHRVaPHKAVyvWkyb+bN yZjmxbirFVUPwVNKdoLhQt8o/z+PnC/w7eLl9FoO4wSjT2//4zEZQjmwUhb3TpQA1MsA 2ukQ== X-Gm-Message-State: AOAM531mZKUUxmJN2urdR+p/fHB2mYRWZ66RhcPKnAflwUmXpDF23tW3 QWxVSdf5tr/q9BjnI3Zzm9tBrA== X-Received: by 2002:aa7:c441:: with SMTP id n1mr36551709edr.203.1615915227606; Tue, 16 Mar 2021 10:20:27 -0700 (PDT) Received: from localhost.localdomain ([37.120.1.234]) by smtp.gmail.com with ESMTPSA id u1sm10571584edv.90.2021.03.16.10.20.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 16 Mar 2021 10:20:27 -0700 (PDT) From: Robert Foss To: robert.foss@linaro.org, todor.too@gmail.com, agross@kernel.org, bjorn.andersson@linaro.org, mchehab@kernel.org, robh+dt@kernel.org, angelogioacchino.delregno@somainline.org, linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, AngeloGioacchino Del Regno , Sakari Ailus , Andrey Konovalov , Hans Verkuil Cc: Rob Herring , Tomasz Figa , Azam Sadiq Pasha Kapatrala Syed , Sarvesh Sridutt , Laurent Pinchart , Jonathan Marek Subject: [PATCH v9 14/22] dt-bindings: media: camss: Add qcom, msm8916-camss binding Date: Tue, 16 Mar 2021 18:19:23 +0100 Message-Id: <20210316171931.812748-15-robert.foss@linaro.org> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20210316171931.812748-1-robert.foss@linaro.org> References: <20210316171931.812748-1-robert.foss@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-media@vger.kernel.org Add bindings for qcom,msm8916-camss in order to support the camera subsystem on MSM8916. Signed-off-by: Robert Foss Reviewed-by: Rob Herring --- Changes since v2: - Remove redundant descriptions - Add power domain description - Make clock-lanes a constant - Add max & minItems to data-lanes - Remove ports requirement - endpoint & reg - Rework to conform to new port schema Changes since v4: - Rob: Added r-b .../bindings/media/qcom,msm8916-camss.yaml | 256 ++++++++++++++++++ 1 file changed, 256 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/qcom,msm8916-camss.yaml -- 2.27.0 diff --git a/Documentation/devicetree/bindings/media/qcom,msm8916-camss.yaml b/Documentation/devicetree/bindings/media/qcom,msm8916-camss.yaml new file mode 100644 index 000000000000..304908072d72 --- /dev/null +++ b/Documentation/devicetree/bindings/media/qcom,msm8916-camss.yaml @@ -0,0 +1,256 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) + +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/media/qcom,msm8916-camss.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: Qualcomm CAMSS ISP + +maintainers: + - Robert Foss + - Todor Tomov + +description: | + The CAMSS IP is a CSI decoder and ISP present on Qualcomm platforms + +properties: + compatible: + const: qcom,msm8916-camss + + clocks: + minItems: 19 + maxItems: 19 + + clock-names: + items: + - const: top_ahb + - const: ispif_ahb + - const: csiphy0_timer + - const: csiphy1_timer + - const: csi0_ahb + - const: csi0 + - const: csi0_phy + - const: csi0_pix + - const: csi0_rdi + - const: csi1_ahb + - const: csi1 + - const: csi1_phy + - const: csi1_pix + - const: csi1_rdi + - const: ahb + - const: vfe0 + - const: csi_vfe0 + - const: vfe_ahb + - const: vfe_axi + + interrupts: + minItems: 6 + maxItems: 6 + + interrupt-names: + items: + - const: csiphy0 + - const: csiphy1 + - const: csid0 + - const: csid1 + - const: ispif + - const: vfe0 + + iommus: + maxItems: 1 + + power-domains: + items: + - description: VFE GDSC - Video Front End, Global Distributed Switch Controller. + + ports: + $ref: /schemas/graph.yaml#/properties/ports + + description: + CSI input ports. + + properties: + port@0: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: + Input port for receiving CSI data. + + properties: + endpoint: + $ref: video-interfaces.yaml# + unevaluatedProperties: false + + properties: + clock-lanes: + items: + - const: 1 + + data-lanes: + description: + An array of physical data lanes indexes. + Position of an entry determines the logical + lane number, while the value of an entry + indicates physical lane index. Lane swapping + is supported. Physical lane indexes; + 0, 2, 3, 4. + minItems: 1 + maxItems: 4 + + required: + - clock-lanes + - data-lanes + + port@1: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: + Input port for receiving CSI data. + + properties: + endpoint: + $ref: video-interfaces.yaml# + unevaluatedProperties: false + + properties: + clock-lanes: + items: + - const: 1 + + data-lanes: + minItems: 1 + maxItems: 4 + + required: + - clock-lanes + - data-lanes + + reg: + minItems: 9 + maxItems: 9 + + reg-names: + items: + - const: csiphy0 + - const: csiphy0_clk_mux + - const: csiphy1 + - const: csiphy1_clk_mux + - const: csid0 + - const: csid1 + - const: ispif + - const: csi_clk_mux + - const: vfe0 + + vdda-supply: + description: + Definition of the regulator used as analog power supply. + +required: + - clock-names + - clocks + - compatible + - interrupt-names + - interrupts + - iommus + - power-domains + - reg + - reg-names + - vdda-supply + +additionalProperties: false + +examples: + - | + #include + #include + + camss: camss@1b00000 { + compatible = "qcom,msm8916-camss"; + + clocks = <&gcc GCC_CAMSS_TOP_AHB_CLK>, + <&gcc GCC_CAMSS_ISPIF_AHB_CLK>, + <&gcc GCC_CAMSS_CSI0PHYTIMER_CLK>, + <&gcc GCC_CAMSS_CSI1PHYTIMER_CLK>, + <&gcc GCC_CAMSS_CSI0_AHB_CLK>, + <&gcc GCC_CAMSS_CSI0_CLK>, + <&gcc GCC_CAMSS_CSI0PHY_CLK>, + <&gcc GCC_CAMSS_CSI0PIX_CLK>, + <&gcc GCC_CAMSS_CSI0RDI_CLK>, + <&gcc GCC_CAMSS_CSI1_AHB_CLK>, + <&gcc GCC_CAMSS_CSI1_CLK>, + <&gcc GCC_CAMSS_CSI1PHY_CLK>, + <&gcc GCC_CAMSS_CSI1PIX_CLK>, + <&gcc GCC_CAMSS_CSI1RDI_CLK>, + <&gcc GCC_CAMSS_AHB_CLK>, + <&gcc GCC_CAMSS_VFE0_CLK>, + <&gcc GCC_CAMSS_CSI_VFE0_CLK>, + <&gcc GCC_CAMSS_VFE_AHB_CLK>, + <&gcc GCC_CAMSS_VFE_AXI_CLK>; + + clock-names = "top_ahb", + "ispif_ahb", + "csiphy0_timer", + "csiphy1_timer", + "csi0_ahb", + "csi0", + "csi0_phy", + "csi0_pix", + "csi0_rdi", + "csi1_ahb", + "csi1", + "csi1_phy", + "csi1_pix", + "csi1_rdi", + "ahb", + "vfe0", + "csi_vfe0", + "vfe_ahb", + "vfe_axi"; + + interrupts = , + , + , + , + , + ; + + interrupt-names = "csiphy0", + "csiphy1", + "csid0", + "csid1", + "ispif", + "vfe0"; + + iommus = <&apps_iommu 3>; + + power-domains = <&gcc VFE_GDSC>; + + reg = <0x01b0ac00 0x200>, + <0x01b00030 0x4>, + <0x01b0b000 0x200>, + <0x01b00038 0x4>, + <0x01b08000 0x100>, + <0x01b08400 0x100>, + <0x01b0a000 0x500>, + <0x01b00020 0x10>, + <0x01b10000 0x1000>; + + reg-names = "csiphy0", + "csiphy0_clk_mux", + "csiphy1", + "csiphy1_clk_mux", + "csid0", + "csid1", + "ispif", + "csi_clk_mux", + "vfe0"; + + vdda-supply = <®_2v8>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + }; + + };