Toggle navigation
Patchwork
linux-media
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Series =
Support additional CCS PLL features, C-PHY
| 19 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Search
Archived
No
Yes
Both
Delegate
------
Nobody
andy.doan@linaro.org
andy.doan@linaro.org
Apply
Patch
Series
S/W/F
Date
Submitter
Delegate
State
[37/38] ccs-pll: Print pixel rates
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted
[36/38] ccs: Print written register values
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted
[34/38] ccs-pll: Add support for DDR OP system and pixel clocks
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted
[32/38] ccs-pll: Add trivial dual PLL support
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted
[30/38] ccs-pll: Fix VT post-PLL divisor calculation
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted
[29/38] ccs-pll: Make VT divisors 16-bit
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted
[27/38] ccs-pll: Print relevant information on PLL tree
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted
[24/38] ccs-pll: Split off VT subtree calculation
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted
[23/38] ccs-pll: Add C-PHY support
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted
[22/38] ccs-pll: Add sanity checks
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted
[19/38] ccs-pll: Add support for extended input PLL clock divider
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted
[17/38] ccs: Add support for lane speed model
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted
[16/38] ccs-pll: Add support for lane speed model
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted
[12/38] ccs-pll: Avoid overflow in pre-PLL divisor lower bound search
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted
[10/38] ccs-pll: Begin calculation from OP system clock frequency
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted
[06/38] ccs-pll: Differentiate between CSI-2 D-PHY and C-PHY
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted
[05/38] ccs-pll: Remove parallel bus support
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted
[04/38] ccs-pll: End search if there are no better values available
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted
[02/38] ccs-pll: Split limits and PLL configuration into front and back parts
Support additional CCS PLL features, C-PHY
-
-
-
2020-12-02
Sakari Ailus
Accepted