From patchwork Thu Jul 25 04:16:17 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Charlie Jenkins X-Patchwork-Id: 814504 Received: from mail-pl1-f172.google.com (mail-pl1-f172.google.com [209.85.214.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 442FB18C3B for ; Thu, 25 Jul 2024 04:16:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.172 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721880998; cv=none; b=fU7PWbRxPQ0KVMZfYdpE2QfjstPsa4r8QHnvy9uHZJeHUcSj94y5yA13DRTjDCYpR4DGNq1ZUvkG8Zo8Hn1C55lE1ajBGD3JBLxOG1L6Aeepjvp9rkF64fNJuKVOJojWMvCMYFKn9VVPmYos+fekZ36tyvLIGkMGTIHwCziEqqw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721880998; c=relaxed/simple; bh=T1A/xzjOdzMebMAhfB5tB/qBaP4Zwe8nRO3rs3/2hFE=; h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=To5qyrIY6aHPln+PnOKPT2GHpTW33fHQxSolUJp+tVFr5fDy2uvqqoYur7zLT1BTJJwlptZYFO82+19sOt+4mIIsFtmMRVfgiHUh2QGyaN+DY1GTWvmmsIUulBztUySI7JYNYHxwMAwqnL+Cabarr81NCvEiic6P2/oBo34mA2c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com; spf=pass smtp.mailfrom=rivosinc.com; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b=lyM1NY8t; arc=none smtp.client-ip=209.85.214.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b="lyM1NY8t" Received: by mail-pl1-f172.google.com with SMTP id d9443c01a7336-1fc49c0aaffso3588725ad.3 for ; Wed, 24 Jul 2024 21:16:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1721880995; x=1722485795; darn=vger.kernel.org; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:from:to:cc:subject:date:message-id:reply-to; bh=m1i8qC0mayqC1yqcznUs2mkBBz6lfrr8bxLew1EEe+Q=; b=lyM1NY8t4TSHVbJHeZ4M4Kk0gMXLt/n0+4BBhOaBO8KeHkdPkcimmGkvEYHwxAWg+k DzbrfYhJOH/DQGZi0LFa3Eh1T2vjkriBJuJxV2S927m8943wU999EM9G74jgx4eDasUj gi9ZO2Se5i9fHtASanHakPRmrmO2gFvTqhUqcxme19atQOdXXuI64bgXLIawupJj53EL v1DWYykGGwsARte/J+xUbs4BFOFgtwC46enrpd1Z/ljLrTl6lWGh1qrKNjyFV5G1U1qB t7xvXMOqX14cYmHwPwueqIOLk3A5KA3BUHpaw7bCGZZ12r4uiKFGDYfGoQPBrGYPO6fX peTg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1721880995; x=1722485795; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=m1i8qC0mayqC1yqcznUs2mkBBz6lfrr8bxLew1EEe+Q=; b=UmgcOl0YRDrheJ7DKT4qR2kpeSryNDPEfjx7fHaEyNV1IuEQK0Bv+9AWW7pS0SWfoR RSs+374Wf5C7emZN8vU6Ar/tzqFUVWEUqigLDPXQ4BGrsmnD2K4iWJrFgnh/51hMxYBP wwFAyDXUAPcpE+habLflpX1V2WOu11oTrId1S7WdVDGvV/aja1XXRLVm/6g2ySlvlOs+ ZDyjeaAqtP/f4H8wqQpPaj9u01dR2OpzFHPncOl8kjpS9JERH1p+NuQw4d3cpAfpitz2 X4FhVoZFGaWXozrCH8vRQq3bWJb16z2S8kV1ga9zpbTgui8iEQXTCik8/G/kaTg24anB WI+g== X-Forwarded-Encrypted: i=1; AJvYcCW7oJlZPN/6LCTJnDBZEJ8/ALTqQrOL1nNGJm8blZGLHWQOi4Xn9SVOf4Pejj5gqE2uYL+vWnji+Sn2albqSqYzCP3X1KEsqnvpIGGkSSDm X-Gm-Message-State: AOJu0YwEOzzwFfvI8iKD9LDELMk3VUk50Si58pvwvWozshGz2OCor740 9zy2nXwLKe0r/wb8zTQUijQUgxiolVMSk/ZoR4MlvmgDJGtZtjUC7hw61g8OX4c= X-Google-Smtp-Source: AGHT+IHQQwGtN3V6m7udKQJfWovjhFh+WsMd4nS8yOku8QMqqpgheAoO7I4lp6Y3JkCLkky/+JRUFg== X-Received: by 2002:a17:902:ce88:b0:1fd:d7a7:f581 with SMTP id d9443c01a7336-1fed920a5cfmr8874005ad.7.1721880995364; Wed, 24 Jul 2024 21:16:35 -0700 (PDT) Received: from charlie.ba.rivosinc.com ([64.71.180.162]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-1fed7f2b80bsm3781825ad.205.2024.07.24.21.16.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 24 Jul 2024 21:16:34 -0700 (PDT) From: Charlie Jenkins Subject: [PATCH v8 00/13] riscv: Add support for xtheadvector Date: Wed, 24 Jul 2024 21:16:17 -0700 Message-Id: <20240724-xtheadvector-v8-0-cf043168e137@rivosinc.com> Precedence: bulk X-Mailing-List: linux-kselftest@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-B4-Tracking: v=1; b=H4sIAJLRoWYC/23Py07DMBAF0F+pvCZoxuMnK/4DsfCTeEFTJZVVV OXfccqCYLKckc+9njtb0lzSwl5OdzanWpYyndtgnk4sjO78kYYS28w4cAGSYLhdx+RiTeE6zYM hihRRe8GJNXKZUy63R9zbe5vHsrRnX4/0itv2J0iB/RtUcYCBcpIWo84I9nUudVrKOTyH6ZNtW ZXvPHYfqbx5q50wCslFJQ487X3fT837nMkmb5Uy6cCLX6+Bd140z31rNhyiRzzwcuf/9cvmhRd G5qCjlPnAq53nfb9qPliXAQmyAzjweu9F5/V2vxZoEVx01N+/rus3rm+NRysCAAA= To: Conor Dooley , Rob Herring , Krzysztof Kozlowski , Paul Walmsley , Palmer Dabbelt , Albert Ou , Jisheng Zhang , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Samuel Holland , Jonathan Corbet , Shuah Khan , Guo Ren , Evan Green , Andy Chiu , Jessica Clarke , Andrew Jones Cc: linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-sunxi@lists.linux.dev, linux-doc@vger.kernel.org, linux-kselftest@vger.kernel.org, Charlie Jenkins , Conor Dooley , Heiko Stuebner , Heiko Stuebner X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1721880992; l=7240; i=charlie@rivosinc.com; s=20231120; h=from:subject:message-id; bh=T1A/xzjOdzMebMAhfB5tB/qBaP4Zwe8nRO3rs3/2hFE=; b=HGkBQt91U96rNq4WmrGLQyOKVIZhQ5fpqkdUEbk0D5Ih5XfPk0h9qH6viC52o31Dla7IyQTLK GUVpI4N7d9+Az9Gtk7dWFUxQNh29yqQMOcU/yN/sx2amIACbkscXpUh X-Developer-Key: i=charlie@rivosinc.com; a=ed25519; pk=t4RSWpMV1q5lf/NWIeR9z58bcje60/dbtxxmoSfBEcs= xtheadvector is a custom extension that is based upon riscv vector version 0.7.1 [1]. All of the vector routines have been modified to support this alternative vector version based upon whether xtheadvector was determined to be supported at boot. vlenb is not supported on the existing xtheadvector hardware, so a devicetree property thead,vlenb is added to provide the vlenb to Linux. There is a new hwprobe key RISCV_HWPROBE_KEY_VENDOR_EXT_THEAD_0 that is used to request which thead vendor extensions are supported on the current platform. This allows future vendors to allocate hwprobe keys for their vendor. Support for xtheadvector is also added to the vector kselftests. Signed-off-by: Charlie Jenkins [1] https://github.com/T-head-Semi/thead-extension-spec/blob/95358cb2cca9489361c61d335e03d3134b14133f/xtheadvector.adoc --- This series is a continuation of a different series that was fragmented into two other series in an attempt to get part of it merged in the 6.10 merge window. The split-off series did not get merged due to a NAK on the series that added the generic riscv,vlenb devicetree entry. This series has converted riscv,vlenb to thead,vlenb to remedy this issue. The original series is titled "riscv: Support vendor extensions and xtheadvector" [3]. The series titled "riscv: Extend cpufeature.c to detect vendor extensions" is still under development and this series is based on that series! [4] I have tested this with an Allwinner Nezha board. I ran into issues booting the board after 6.9-rc1 so I applied these patches to 6.8. There are a couple of minor merge conflicts that do arrise when doing that, so please let me know if you have been able to boot this board with a 6.9 kernel. I used SkiffOS [1] to manage building the image, but upgraded the U-Boot version to Samuel Holland's more up-to-date version [2] and changed out the device tree used by U-Boot with the device trees that are present in upstream linux and this series. Thank you Samuel for all of the work you did to make this task possible. [1] https://github.com/skiffos/SkiffOS/tree/master/configs/allwinner/nezha [2] https://github.com/smaeul/u-boot/commit/2e89b706f5c956a70c989cd31665f1429e9a0b48 [3] https://lore.kernel.org/all/20240503-dev-charlie-support_thead_vector_6_9-v6-0-cb7624e65d82@rivosinc.com/ [4] https://lore.kernel.org/lkml/20240719-support_vendor_extensions-v3-4-0af7587bbec0@rivosinc.com/T/ --- Changes in v8: - Rebase onto palmer's for-next - Link to v7: https://lore.kernel.org/r/20240724-xtheadvector-v7-0-b741910ada3e@rivosinc.com Changes in v7: - Add defs for has_xtheadvector_no_alternatives() and has_xtheadvector() when vector disabled. (Palmer) - Link to v6: https://lore.kernel.org/r/20240722-xtheadvector-v6-0-c9af0130fa00@rivosinc.com Changes in v6: - Fix return type of is_vector_supported()/is_xthead_supported() to be bool - Link to v5: https://lore.kernel.org/r/20240719-xtheadvector-v5-0-4b485fc7d55f@rivosinc.com Changes in v5: - Rebase on for-next - Link to v4: https://lore.kernel.org/r/20240702-xtheadvector-v4-0-2bad6820db11@rivosinc.com Changes in v4: - Replace inline asm with C (Samuel) - Rename VCSRs to CSRs (Samuel) - Replace .insn directives with .4byte directives - Link to v3: https://lore.kernel.org/r/20240619-xtheadvector-v3-0-bff39eb9668e@rivosinc.com Changes in v3: - Add back Heiko's signed-off-by (Conor) - Mark RISCV_HWPROBE_KEY_VENDOR_EXT_THEAD_0 as a bitmask - Link to v2: https://lore.kernel.org/r/20240610-xtheadvector-v2-0-97a48613ad64@rivosinc.com Changes in v2: - Removed extraneous references to "riscv,vlenb" (Jess) - Moved declaration of "thead,vlenb" into cpus.yaml and added restriction that it's only applicable to thead cores (Conor) - Check CONFIG_RISCV_ISA_XTHEADVECTOR instead of CONFIG_RISCV_ISA_V for thead,vlenb (Jess) - Fix naming of hwprobe variables (Evan) - Link to v1: https://lore.kernel.org/r/20240609-xtheadvector-v1-0-3fe591d7f109@rivosinc.com --- Charlie Jenkins (12): dt-bindings: riscv: Add xtheadvector ISA extension description dt-bindings: cpus: add a thead vlen register length property riscv: dts: allwinner: Add xtheadvector to the D1/D1s devicetree riscv: Add thead and xtheadvector as a vendor extension riscv: vector: Use vlenb from DT for thead riscv: csr: Add CSR encodings for CSR_VXRM/CSR_VXSAT riscv: Add xtheadvector instruction definitions riscv: vector: Support xtheadvector save/restore riscv: hwprobe: Add thead vendor extension probing riscv: hwprobe: Document thead vendor extensions and xtheadvector extension selftests: riscv: Fix vector tests selftests: riscv: Support xtheadvector in vector tests Heiko Stuebner (1): RISC-V: define the elements of the VCSR vector CSR Documentation/arch/riscv/hwprobe.rst | 10 + Documentation/devicetree/bindings/riscv/cpus.yaml | 19 ++ .../devicetree/bindings/riscv/extensions.yaml | 10 + arch/riscv/Kconfig.vendor | 26 ++ arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi | 3 +- arch/riscv/include/asm/cpufeature.h | 2 + arch/riscv/include/asm/csr.h | 15 ++ arch/riscv/include/asm/hwprobe.h | 3 +- arch/riscv/include/asm/switch_to.h | 2 +- arch/riscv/include/asm/vector.h | 225 ++++++++++++---- arch/riscv/include/asm/vendor_extensions/thead.h | 42 +++ .../include/asm/vendor_extensions/thead_hwprobe.h | 18 ++ .../include/asm/vendor_extensions/vendor_hwprobe.h | 37 +++ arch/riscv/include/uapi/asm/hwprobe.h | 3 +- arch/riscv/include/uapi/asm/vendor/thead.h | 3 + arch/riscv/kernel/cpufeature.c | 51 +++- arch/riscv/kernel/kernel_mode_vector.c | 8 +- arch/riscv/kernel/process.c | 4 +- arch/riscv/kernel/signal.c | 6 +- arch/riscv/kernel/sys_hwprobe.c | 5 + arch/riscv/kernel/vector.c | 24 +- arch/riscv/kernel/vendor_extensions.c | 10 + arch/riscv/kernel/vendor_extensions/Makefile | 2 + arch/riscv/kernel/vendor_extensions/thead.c | 18 ++ .../riscv/kernel/vendor_extensions/thead_hwprobe.c | 19 ++ tools/testing/selftests/riscv/vector/.gitignore | 3 +- tools/testing/selftests/riscv/vector/Makefile | 17 +- .../selftests/riscv/vector/v_exec_initval_nolibc.c | 93 +++++++ tools/testing/selftests/riscv/vector/v_helpers.c | 68 +++++ tools/testing/selftests/riscv/vector/v_helpers.h | 8 + tools/testing/selftests/riscv/vector/v_initval.c | 22 ++ .../selftests/riscv/vector/v_initval_nolibc.c | 68 ----- .../selftests/riscv/vector/vstate_exec_nolibc.c | 20 +- .../testing/selftests/riscv/vector/vstate_prctl.c | 295 ++++++++++++--------- 34 files changed, 890 insertions(+), 269 deletions(-) --- base-commit: 2709e400c2e06ddae9ad120f301a5254f629cf3e change-id: 20240530-xtheadvector-833d3d17b423