From patchwork Fri Nov 1 08:06:07 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andrei Stefanescu X-Patchwork-Id: 840201 Received: from EUR03-VI1-obe.outbound.protection.outlook.com (mail-vi1eur03on2085.outbound.protection.outlook.com [40.107.103.85]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9A7EF156256; Fri, 1 Nov 2024 08:06:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.103.85 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730448408; cv=fail; b=QBjR01MLUvZ5OzP3REOX6oVk92BVlE7bPraGFuXJsSMpyx6/265jC3IWLJUy3XE6wrVtRESSsO8NwpAKPKc9H4N6gwkMrAo7dkU4E4c/0jx/AuTivuinPkCscxlmRwNmFwfkM1+Eb27VmbF/aNnwQoNFpxmuVv+oCS3GmxWOUqQ= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730448408; c=relaxed/simple; bh=D0Qn3XG+JTSOuK/umMUJ2L9ZqNgCBojDkRRKM3z1C68=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=LPqgjdGF05sf9nhwMh/rmguHVNr/fFky7UUlppNaVZ809cnEhePdGoO0BTiJaXvtzijAEICeLJsyRQ1a6G5FytIBEHBT4oKoAjIqqXP9IN+rlMgIQ4gdROhL2ocZDq5DB2z6J4zzT10k0bFyaPuc1Yof+VTM8Nu6AO5/xF6XBZU= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=a3uQJWys; arc=fail smtp.client-ip=40.107.103.85 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="a3uQJWys" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=R27EAMpG9+XrI87vzc2cRnDVx6hZKBRCYkIjWcGrT3+nbC4EAEmhr2wwG29zUBE3/O0DFfTExr+daZc8iB0Uy7eND9xkCX4HmCi2ZHhCaLwG3kCaKME0YCObfRTy2iJ9mC7frkyr37KSSw3JUVpcifBystcX8d7r12IK4uAFK5okMYDPXJNIiVKWQfIBg9xvaVlySzFvQ3PyKLvPhzzwx6m5Eq12Er5R0bFjYLa6jDPNf4AzIFa1zmEvqq4+HyMKxdwvTFLsQWzkKt2ON4JRBqj7p3MEBAx9jfHmWeOgxQqBZyTXkFwL+lXXa69z3qgqIu90eMLXDztBHkYLp3t1rw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=HBvQpHmQxe+/N53r8V12Q8BNuCnFINZOkRnpiGdpv34=; b=X7shKJ85bPn3VFIGQVfXPS+VqMmMDllntl6cCvyRXFdo1gUXK5XtlxCFFyw7eh5cqIuR1n3eIVhFVfHMCayfu2M5KWqR5RRie4ecglE5gzamdg0FNsf1hfHVKPxLX61V50WqGhfSVHLJHHRifXFaA6Sf5HQP3bNoncxxEnNUcW81p55v59maPkW16a9CinnZvMp9XFA+z7PAXNLhXVTjHMgnCGN+aGOtc4pXUTS43vYr6qUm1uNN3y2jm/qlaoXCAytvMc1OYwr6CSU8w8ZBdxQEn2Fs280CLFQX7r5ckYiXU0YRvbJqYe0zuru4gIK6LYk66ppkElJg6eUAUGW3pA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=HBvQpHmQxe+/N53r8V12Q8BNuCnFINZOkRnpiGdpv34=; b=a3uQJWysQM3NGX6DRpWKOSPQ0QJlcSRnDl7sg3DyFGpwZ2fifdyQ3LehcuupuPB+BjtPulXjo8iO3poRuXXtlHwHt7jgMxHDQzgp/JQYNX/yD5sw9sLhoNgMoleAw0GY0ZH4jdZkO3e0eVQyKqjSWVGA/r1GhuWoPU6PGYqB0iTpMmVl17eRVrsAVuWTgR71hxZv16ElP0dWi3NH4LyKps4wpi5Bmpu0Tt7fHtLtYJkbRyil1veAGjbEiWKaHEL8VljF599XGygkgpgR+w5/W9sy8NVjwnA5m0Aq/STg5HJOZfwM0BaO/kHRY+WobU8aSLWmyHbQXCwwKxeeRr83xg== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from AM9PR04MB8487.eurprd04.prod.outlook.com (2603:10a6:20b:41a::6) by PR3PR04MB7225.eurprd04.prod.outlook.com (2603:10a6:102:83::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8093.32; Fri, 1 Nov 2024 08:06:41 +0000 Received: from AM9PR04MB8487.eurprd04.prod.outlook.com ([fe80::6d7a:8d2:f020:455]) by AM9PR04MB8487.eurprd04.prod.outlook.com ([fe80::6d7a:8d2:f020:455%5]) with mapi id 15.20.8114.015; Fri, 1 Nov 2024 08:06:41 +0000 From: Andrei Stefanescu To: Linus Walleij , Bartosz Golaszewski , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chester Lin , Matthias Brugger , Ghennadi Procopciuc , Larisa Grigore , Andrei Stefanescu , Greg Kroah-Hartman , "Rafael J. Wysocki" , Lee Jones , Shawn Guo , Sascha Hauer , Fabio Estevam , Dong Aisheng , Jacky Bai Cc: linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, NXP S32 Linux Team , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Pengutronix Kernel Team , imx@lists.linux.dev Subject: [PATCH v5 1/7] dt-bindings: mfd: add support for the NXP SIUL2 module Date: Fri, 1 Nov 2024 10:06:07 +0200 Message-ID: <20241101080614.1070819-2-andrei.stefanescu@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241101080614.1070819-1-andrei.stefanescu@oss.nxp.com> References: <20241101080614.1070819-1-andrei.stefanescu@oss.nxp.com> X-ClientProxiedBy: AM0PR10CA0115.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:208:e6::32) To AM9PR04MB8487.eurprd04.prod.outlook.com (2603:10a6:20b:41a::6) Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM9PR04MB8487:EE_|PR3PR04MB7225:EE_ X-MS-Office365-Filtering-Correlation-Id: d0fd8e5a-0fa1-4055-7892-08dcfa4c1e2d X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|1800799024|52116014|7416014|366016|376014|921020|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?q?9/LJBybTgF30Z6oLIAW6I7nUe6wKef+?= =?utf-8?q?h6VqfvIoGUI1h229OVzwqP3tUJWd5Bj5fuxfvE6zXCo56w5iXVzQL5Dyy0YkIjiB3?= =?utf-8?q?VWqmQPFwUq1UWHNr/iI7o8zKGURASwTAVCw9mk7gGBZLbtNZxwZgvtXNO5KKvI3VU?= =?utf-8?q?sDKI1oP8vbmGv8bBHMCWk8QQDcYyLwSkQ9I5GO+BUcrCe840Ei2YTsjjftrJRw5dF?= =?utf-8?q?uTUPJxj349RRkw8OF+BaYyHL9mnPQqgcvWnKZkAeZl/xdG4aPmLk0k8+WZ4ht/Cq3?= =?utf-8?q?cu73yp5mog/hKcZ1I8Sp9K2JuRhWDyHMtcobwi6EPZqmBz0CyTASB75ae/z1njH5l?= =?utf-8?q?vnxSfp2Mr4oizy+0I2Fx2xcxXAdr1wecclsYT51k+C2EG9aCnULqael5u8/unS0ae?= =?utf-8?q?3Unbd9V4kBaCv9q3Xrt8F5Utk7/SNxtr/oDdn6WA+lugdlbsN7nMaOiFO2+RGolBK?= =?utf-8?q?4oJqujqiKPDT/FrHUj+tmj5DZNAnnd/tpPhe1vWeZyWxFZbzoaFysi5brxEPB0GNx?= =?utf-8?q?HGlsYgiRy+04RLg9ISikDfvzrZskM+ORFKvM3P8xg/9HsVSt9omzQ0bSvypVuB+Y5?= =?utf-8?q?2fDrtTFx0Zqcoe5Zu9fj8QDpfdBcLvWyky8lBL3gbABMssy+c/cu+JStOnFp5WUs+?= =?utf-8?q?jctwFJ5zJ99GDAywR9Me31d+gGoaCc4Yzzf5+500fXiKZWEioU4jqexupGnIzTZOK?= =?utf-8?q?i6v3uvxggw3RmmM+EG1Q1brGSfny7aX+cDpJEk1FjDx36g84V+wPllpbs0eo3wP5Y?= =?utf-8?q?D4X8mqm7U5uUOdAJADXSohISvGgft6sgZ7IhjjqzQeFXzSJoE3ykAEP9+YIc+JTzk?= =?utf-8?q?PFL56K8elgC2n+9G7qWb8nCe4SljHMxNU+RPdA497DR5y28PZLPKOGmDE0wQv22zl?= =?utf-8?q?cEQViVkzu9y9IcLbFZJI8U9noj11HoGWUJJM2hGztnN4mpaLUCL31+w2iim6Ts1Z9?= =?utf-8?q?QeeSRRLXthN5x6BmjFrjTA6wFXt85/cuRzEFsyjgHm8RFRsMOEzNYMl9WY84pbEIB?= =?utf-8?q?4VsnPZH9/M/9qTidhXlFnTI9rmk3wa0LvcbcZgU7u9hlK8oxfXQ4usaCVswDb0s44?= =?utf-8?q?NO1gWrM+q32j1a76QFt/RKM5dPSboLBncX9RnQPE2j85y4ZiyDfqMiGPpekxnnQjg?= =?utf-8?q?UuETir+NYVgjLsJ0Uc8ABzifUh1xrs0F1m7uA+MO4Y8ui3ah3HzoYKHOBupPaw/cs?= =?utf-8?q?sCPYFS3RSAFNMnDNXjie0tAY//gVoyfWvNZ2XTip1FTuU1kywPAlRt2g4AJWZbC1C?= =?utf-8?q?jq5D06c+ggnFFMM7q/0dQWaBrqOu5X2JWOw=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AM9PR04MB8487.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(1800799024)(52116014)(7416014)(366016)(376014)(921020)(38350700014); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?Yx4eL+FbtSRmd5c7tR/Mh2kJkHvE?= =?utf-8?q?wutEYOaOTmzAEH2aXoRLvwBcx3VIMzIH61gXbnnwQx5bQfyUNEABwiKJb9FScfSlH?= =?utf-8?q?AreysUrxyKo2IOkoXz182yu+F12TZyP+93ptGHhYZpqxdYvrafTUf2N8NvjPKVXZZ?= =?utf-8?q?jthBcXRfvcB2iJhyatiN4c4KLDvRsY7b9Q9zMPkIkM+xmXReGGLayPIG0Zj4KnoqQ?= =?utf-8?q?cyn0LDZ/BI8Uo3wLU9lfjsUTBndHsQCYrdUXscWih2te/GUvRzvAQVuQpk/mdwAFW?= =?utf-8?q?gyU92cikxGp4ht74V3qDa/rL9J0uig235/laO6SP7rJnfZfdS1JjHxFdzhzEERCur?= =?utf-8?q?BBpfC9D4XDUZRl0efIKF1gntJCYhvh7aaDN2ISgNwOfGWNl68f/hfj5OEfxfE0yIl?= =?utf-8?q?PC79yMMLE7nKPw7gqWnQCc4DxdJbDDJBJR3huS3qwwSNLFBF9Pzmjrplug8Xq/c3k?= =?utf-8?q?5EBTzFpZS3tjv/nhRbN/bp5YW7ToBGAwuNld85o6R7tMU5xcRIO/dYXeDIRHfoj8h?= =?utf-8?q?IXGOzfSszB/ECgxPJhYfexJtBwKF75Ki0MQffIY6h4tTIJYUf6NQd2wLLMowqXOrZ?= =?utf-8?q?j88oOmsK2sg+A7NIVZVDWpSnx+0HgwzrPpIffVyUL8pCBWkdnkxsZyCNPZ0EiN/HB?= =?utf-8?q?ypLn3dGl1Zd72cGWznWR2AERbQOlEguuzqyeoEd72kz4NG5ViSF/LlICm+3u+Dtjc?= =?utf-8?q?nDnWDssnx3mNLK8u5CpeUu/1+Oh4O09x53tImZCNKPWREAfORaUGOPS728enK8Pqq?= =?utf-8?q?CvtfXg5+nL66jBxrdC2EEF8dECFiDpwuyfM8id8OYM7gpvOeAIonCl1rJGGnhuQai?= =?utf-8?q?L4C0I2JqpK078svRar9pzL9q+oorFm3WMWo8Ya22h7RKlVrIFCMOdfZOJXIJCPfNm?= =?utf-8?q?/jyKbZzOk5C5LriDCRvY9x++xEPa2MGEQ0zkS4zx0jlJopfC/yyjPR46quuPNUDMP?= =?utf-8?q?eM+XIytjDAvmqvB73A6YMZwgT6BlNWtXIqMB29B4DVGZzmEmDinjvzfQb6cMI68XJ?= =?utf-8?q?V2eVSWAXbj4WP9M6TvtiGoHUx8jZXnGPc4JzzDrmhPUb6bGVqz1pRPD3hCX467y7A?= =?utf-8?q?t+ePfjP3HXOLZc4Mt12SWq+4DTN+fylBRhgRsY8dBGnONMS/BkkLFP1m+t41yZSoJ?= =?utf-8?q?qRLcj39VGSjFCbjaQGX+VJqjzLq3f0o5ri0xMNQRiM0NFzCs5f2qFVO8fuivc3XrI?= =?utf-8?q?iUGWAnzA3vaG5cMHK1In5xZgsxoFjzLkmXmFPJr18V9iWlID13+xJbR5N0vPjVAgr?= =?utf-8?q?ALcZws/QqoM7VGIt2rmuWEeHFarG2tWNUIT9RVsJ1g9X6v17ZmKT8H7l5qDuTFyi7?= =?utf-8?q?rwakldNd0EJW8fXk0PgI7XqmG4rDC3kwKwjR3FSGMwNxX8cUIEdOb6/rGOmv136YW?= =?utf-8?q?ET0IAwOaL/PFL+SyOTAO7faL+sFA3jxGD6p00biWnAO5xc8QbwvZpU74aOuCMBmaq?= =?utf-8?q?P2SpyLFF1FAXDqEdcLakyOs3nOZLKncU0RrGdhvdkXeo/7uRo6i4Z3qTlF2oa3QtB?= =?utf-8?q?m1X7EtiDJ5OY8ivAinlxt9ASVRofcZOhRw=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: d0fd8e5a-0fa1-4055-7892-08dcfa4c1e2d X-MS-Exchange-CrossTenant-AuthSource: AM9PR04MB8487.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Nov 2024 08:06:41.2407 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: ym6GdVRw1we3SKaWLpyQPTmE+Qd7iNNwXH+q8OEqr2QxK3gvy48p5MYfcobtg0iYEoD3OIOxCBuJRuj0gpltc3E5AbiFljd0JpSS53QBxBc= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PR3PR04MB7225 Add the dt-bindings for the NXP SIUL2 module which is a multi function device. It can export information about the SoC, configure the pinmux&pinconf for pins and it is also a GPIO controller with interrupt capability. Signed-off-by: Andrei Stefanescu --- .../devicetree/bindings/mfd/nxp,siul2.yaml | 191 ++++++++++++++++++ 1 file changed, 191 insertions(+) create mode 100644 Documentation/devicetree/bindings/mfd/nxp,siul2.yaml diff --git a/Documentation/devicetree/bindings/mfd/nxp,siul2.yaml b/Documentation/devicetree/bindings/mfd/nxp,siul2.yaml new file mode 100644 index 000000000000..141ec1219821 --- /dev/null +++ b/Documentation/devicetree/bindings/mfd/nxp,siul2.yaml @@ -0,0 +1,191 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright 2024 NXP +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mfd/nxp,siul2.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: System Integration Unit Lite2 (SIUL2) + +maintainers: + - Andrei Stefanescu + +description: | + SIUL2 is a hardware block which implements pinmuxing, + pinconf, GPIOs (some with interrupt capability) and + registers which contain information about the SoC. + There are generally two SIUL2 modules whose functionality + is grouped together. For example interrupt configuration + registers are part of SIUL2_1 even though interrupts are + also available for SIUL2_0 pins. + + The following register types are exported by SIUL2: + - MIDR (MCU ID Register) - information related to the SoC + - interrupt configuration registers + - MSCR (Multiplexed Signal Configuration Register) - pinmuxing and pinconf + - IMCR (Input Multiplexed Signal Configuration Register)- pinmuxing + - PGPDO (Parallel GPIO Pad Data Out Register) - GPIO output value + - PGPDI (Parallel GPIO Pad Data In Register) - GPIO input value + + Most registers are 32bit wide with the exception of PGPDO/PGPDI which are + 16bit wide. + +properties: + compatible: + enum: + - nxp,s32g2-siul2 + - nxp,s32g3-siul2 + + reg: + items: + - description: SIUL2_0 module memory + - description: SIUL2_1 module memory + + reg-names: + items: + - const: siul20 + - const: siul21 + + gpio-controller: true + + '#gpio-cells': + const: 2 + + gpio-ranges: + minItems: 2 + maxItems: 2 + + gpio-reserved-ranges: + minItems: 2 + + interrupts: + maxItems: 1 + + interrupt-controller: true + + '#interrupt-cells': + const: 2 + + nvmem-layout: + $ref: /schemas/nvmem/layouts/nvmem-layout.yaml# + description: + This container may reference an NVMEM layout parser. + +patternProperties: + '-hog(-[0-9]+)?$': + required: + - gpio-hog + + '-pins$': + type: object + additionalProperties: false + + patternProperties: + '-grp[0-9]$': + type: object + allOf: + - $ref: /schemas/pinctrl/pinmux-node.yaml# + - $ref: /schemas/pinctrl/pincfg-node.yaml# + description: + Pinctrl node's client devices specify pin muxes using subnodes, + which in turn use the standard properties below. + + properties: + bias-disable: true + bias-high-impedance: true + bias-pull-up: true + bias-pull-down: true + drive-open-drain: true + input-enable: true + output-enable: true + + pinmux: + description: | + An integer array for representing pinmux configurations of + a device. Each integer consists of a PIN_ID and a 4-bit + selected signal source(SSS) as IOMUX setting, which is + calculated as: pinmux = (PIN_ID << 4 | SSS) + + slew-rate: + description: Supported slew rate based on Fmax values (MHz) + enum: [83, 133, 150, 166, 208] + + additionalProperties: false + +required: + - compatible + - reg + - reg-names + - gpio-controller + - "#gpio-cells" + - gpio-ranges + - gpio-reserved-ranges + - interrupts + - interrupt-controller + - "#interrupt-cells" + +additionalProperties: false + +examples: + - | + #include + #include + + siul2: siul2@4009c000 { + compatible = "nxp,s32g2-siul2"; + reg = <0x4009c000 0x179c>, + <0x44010000 0x17b0>; + reg-names = "siul20", "siul21"; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&siul2 0 0 102>, <&siul2 112 112 79>; + gpio-reserved-ranges = <102 10>, <123 21>; + interrupt-controller; + #interrupt-cells = <2>; + interrupts = ; + + jtag_pins: jtag-pins { + jtag-grp0 { + pinmux = <0x0>; + input-enable; + bias-pull-up; + slew-rate = <166>; + }; + + jtag-grp1 { + pinmux = <0x11>; + slew-rate = <166>; + }; + + jtag-grp2 { + pinmux = <0x40>; + input-enable; + bias-pull-down; + slew-rate = <166>; + }; + + jtag-grp3 { + pinmux = <0x23c0>, + <0x23d0>, + <0x2320>; + }; + + jtag-grp4 { + pinmux = <0x51>; + input-enable; + bias-pull-up; + slew-rate = <166>; + }; + }; + + nvmem-layout { + compatible = "fixed-layout"; + #address-cells = <1>; + #size-cells = <1>; + + soc-major@0 { + reg = <0 0x4>; + }; + }; + }; +...