From patchwork Wed Oct 2 13:59:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andrei Stefanescu X-Patchwork-Id: 832274 Received: from EUR03-VI1-obe.outbound.protection.outlook.com (mail-vi1eur03on2070.outbound.protection.outlook.com [40.107.103.70]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 99A591D0B88; Wed, 2 Oct 2024 13:59:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.103.70 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727877596; cv=fail; b=eCnA7p32a1QARiLXotmrxuNrbhd9g47+6tIzjKxvOwBR87wcDt21RfW9SyvvJVmqDwDatHmiCKpPsJc2wjc1tvS583ADrtNtSVGj5FHeQ9nq8CDarlHS5CdYeeExPLUhlQYo32XXsItUACZ2+I/KVYRzwnUMUOc4z2nl9ylNwd4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727877596; c=relaxed/simple; bh=6zS9K/Miii4hzxvKLglBJBcz+Kfsc6DaKy3wPXfZHd0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=sooEJx5m7JojCpOn8WFfvrl1WWkecfnYlqJI/XsBopMdgIdeWAex9vvrNf8JeiNwG2BpK+T8PTQ593w0foF0dyIceu1RvrnuQSGUHkMtk1fRmEm7H9XRQX7q/K5lP9UYFVodoKy45PQJzoz32lmI0GTBd+wqr4RJPE9mD2vOsQE= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=F8boFRD8; arc=fail smtp.client-ip=40.107.103.70 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="F8boFRD8" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=YmrjTh5rPn/Up97RFOcywdzkecGFngCft4WDISDVtw1cdWM4/znjk/LXjeuhsg1VsYDCg7HjGageToMoRS2D0gNXdGsoW6SAxdvV58adPMJtPs/32NDMev0kjrlfR40JSl7WoFl2pywNfb+2BeQK/FwyI/Pmcj3Z1XYCUkG8qUwFU76O0EBe4BIpnrYtFXBMlnFVItwO14JjlIJFxOjjMwMjH4ZtW8tCFvdIA9Gx7uBrRkirrqcAIbRHZBovHyW7Z7AUlhonnk1p8tIAvLX31lrfcckj9hlMuTTXWoaIW/kdJnAmuoXpRL1kBD/JgCJTAUUEyeFSufkMfepUxJDS0g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=y4jcHwLOD1LnJc8zZR0v0f5YxujrslXVHXsWta5jzQw=; b=YERKPrJ+/wQAQ6Kw2PoUAPZxSms66u9Ge7XgKOHEkRFXJok+4a2tNCztNmpq085yaPDxI4ZDjEuvudTCaqzFXcNnHXI5gb01xi+Lo+Y2huf+Ob/I7CDa/XdEfTsSnwbEwJTeTZDJOKO/pgboKGH9FZKA9Wfn2EQjmb5DJXluAmaHZf6uWREWtB9RIZcslZolS0F+a8BGjdNKkLzgsOZv2ejrd2I2rk29B5Rl6ah5Klxj+eAh6Iu9C8iofBp/vzR2clXp5KxR90t4ylU+hLdy/CqSE15cU1kCuv24m4/sFok8txIsbbIBMUrYgM4n8Z0DoWWzIV0P9TpEufw3FYjAeQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=y4jcHwLOD1LnJc8zZR0v0f5YxujrslXVHXsWta5jzQw=; b=F8boFRD8ucoB/r2YFij+OUyYJDhIyMS95nOnqqHTTF7mWD1UJJgEKqa4YjttYM9AqiI+iqK4YV6LToHzLKkap3sj3l6c2pzNTsumgWXU3eTXDmCxqDMbsOPlQ8YXatLaxVrI3ALQCyZl9YfHGrnSNWC24Z3Of+d6Zd+xeqG9JcNhjrGw93GUrieaJ+qDPDhvIm4I6jF8Wrllh8qAN35f+0c17wfwZpNsuQN2DPip3+s9UNXAdMbzmm9BfzR17ZEz3tS0uZbqDivSTpBm4hPEkRkG9T1XfqM2zAbvaf0V3x8bcDKAnvio/Zmm9LavbwDewCNIzlIt9PJfm8b/z4yucg== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from AM9PR04MB8487.eurprd04.prod.outlook.com (2603:10a6:20b:41a::6) by VI1PR04MB9739.eurprd04.prod.outlook.com (2603:10a6:800:1df::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.16; Wed, 2 Oct 2024 13:59:49 +0000 Received: from AM9PR04MB8487.eurprd04.prod.outlook.com ([fe80::6d7a:8d2:f020:455]) by AM9PR04MB8487.eurprd04.prod.outlook.com ([fe80::6d7a:8d2:f020:455%5]) with mapi id 15.20.7962.022; Wed, 2 Oct 2024 13:59:49 +0000 From: Andrei Stefanescu To: Dong Aisheng , Fabio Estevam , Shawn Guo , Jacky Bai , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ghennadi Procopciuc , Chester Lin , Matthias Brugger , Sascha Hauer Cc: Pengutronix Kernel Team , linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux Team , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Andrei Stefanescu Subject: [PATCH v2 1/3] pinctrl: s32: add missing pins definitions Date: Wed, 2 Oct 2024 16:59:18 +0300 Message-ID: <20241002135920.3647322-2-andrei.stefanescu@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241002135920.3647322-1-andrei.stefanescu@oss.nxp.com> References: <20241002135920.3647322-1-andrei.stefanescu@oss.nxp.com> X-ClientProxiedBy: AS4P189CA0007.EURP189.PROD.OUTLOOK.COM (2603:10a6:20b:5d7::18) To AM9PR04MB8487.eurprd04.prod.outlook.com (2603:10a6:20b:41a::6) Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM9PR04MB8487:EE_|VI1PR04MB9739:EE_ X-MS-Office365-Filtering-Correlation-Id: 36a3813d-ab18-4228-6f7d-08dce2ea7ad9 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|7416014|376014|52116014|366016|1800799024|921020|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?q?91HgWuxW8Ti3Yz0zvj4pkgFopTU4P0+?= =?utf-8?q?9+rzZuU1UdPd7NEewLn6o+AnxY9K8fxU56ZygffYI/pYfkJPMJWXPexEjxE6K/5UW?= =?utf-8?q?6+eBK6V2rgYwoh0JJcQzHx2RLT02C5QOOP0OWviRmJNj5vm6JLGJbK+v8DBO2n81f?= =?utf-8?q?r9L+O9fPVX3r7E7bTVwk8DM980ggHImUT6DKGOvC3qjwzEf2qVLfo4E1W1XFcoPRo?= =?utf-8?q?5IRA+rm0Y716cYQylghXN1d9tT9SyLVCIyr1jOH1xbFVCDzFEA1ZaXZ8UoTGNdrI+?= =?utf-8?q?Wh1tMEFIrclbAjJ5Ehpb+ZwwmsYudvJodZOUpmA76NMk5AmH6tyZ/4Szz5NPTgX21?= =?utf-8?q?3nDaGCQiQSmmBIGou6N3GUVY0dTitEVu/lpdxuS8XpNuQ1/pvyNBuwapfDgHXfPC+?= =?utf-8?q?QFuYO/vW1jw4EBH+Yri55vvByeIQzOb/ZAwcFQVdrXhcanE+MADPIWg+aUAF9zABv?= =?utf-8?q?MsNL3JFurjf5fXYvRjqTXMXOLomIKhofhfHYyfweO9roVAo2/B3fusglX6XkQE/Cz?= =?utf-8?q?LGCC1rkbZUoWJ4EHvij51xB45WhdViB9Y9K8uu4GSa8u8OAusebpuK1SZvtqq6Ylh?= =?utf-8?q?FZv+hs0ShNNXK+d0qcSyBFg1yQwN1xLcKA83V1Gy6roqWMHJxrRKWbg+m6snES/co?= =?utf-8?q?zk9M2BfhYPTYDgCnwggLp6l0SB5/S+/3GbZ1hba6QXuvbAP0IL0So/41NfREvOavc?= =?utf-8?q?+AWepH9kt7F/Wl9DQdI2Yn/WbNbd3W9Zqc2geUkncdBMG64d9rm2K6JobPLFP1uPT?= =?utf-8?q?GNeLMcuGCNtK+czYnTl4MnsBzY2tNhdJM/qbvJjyzMIRu92F7KZUtRZ1U7qA5aVcq?= =?utf-8?q?CTFsGu/7QCo+qtM6/KWDOwQi+vm3b08Du436Jil42ukZOxAAwKLeYwchb6cnk+0R7?= =?utf-8?q?2/zdrsc5yixspEU8FGI+4P72OjBMj3hOc/w6JAd1Jl4gOvmsl9NRO1QEn8yrKtiLX?= =?utf-8?q?U3+CJ9hO3suzn/9PZbJzywZeG5iBSs4LLt8k0yUSiCwctP2pG7P9FWj9oBSb/RkU5?= =?utf-8?q?PnxMBbxwHsCo6JW3oXY6EhiPtDZJ9Z4c9EPaILIvkj/q5zeBMb8jGMk9ZfkGkO1rc?= =?utf-8?q?xsIGirRQej8V3kPHphe8INdEGu35EzsYix+eRAvM/laHNUAV7zBRQrDoOEaP4E3EY?= =?utf-8?q?qUIN1SppqqYE9qeg6xrOe27ZrB8qfYIjTKU/n8STPo/H6/1FGWPaZYY6kF2RB6qiu?= =?utf-8?q?/qG2QYoeqS0BI0Asxj1w23RRA17uUukzIaao4iYaIq2nXvLd2g3ApcM40VpG8AwJV?= =?utf-8?q?vlqXg+Jbg+o2cMwAhWx9bcQTKIRcNAjAsFA=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AM9PR04MB8487.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(7416014)(376014)(52116014)(366016)(1800799024)(921020)(38350700014); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?2xs5t00a4naFP+NZrcnlEm8JEI0D?= =?utf-8?q?LqgfVZ8Atfs6zuqcqpG16nM71yCnGU4ZGhiTU6c97RM7c73GeX0A1yJDaxgvEJ5P4?= =?utf-8?q?Aag5x+QZ1a0zhoS7ql1WzRO8ceali1r921A38RUopxdNirN4ZHqb+Jitzp2uHiTbk?= =?utf-8?q?DeIYMx7rVwh+ubAFkABivm/EZKGbhcGluPLGgElt+XHAW3J7Okyoz8hKBe5SQkgF7?= =?utf-8?q?Ck4K0T1R56j8PNtFWAVtBTKjY0cHfGr2fyJ8CEy62AXKcSarbND5nkT+Grt6hge7B?= =?utf-8?q?bfKQEmetSIHNx15LidpJOLHdDTX8DaZ/jjgezH0ja09rL03aMM8gA8ZyrBPbQtBgG?= =?utf-8?q?a619LffvDfn2Vs7gPHEOvXL0yxjYaMSfw0anqp9lnbRpdMPyarl4eycdbnqEiiqpz?= =?utf-8?q?oOGCeJ6cEMWzI8IbrK0+TDXsRCKMvepQVRAiTlIKdTKDYqKXhXWfdrNLgdmHcu1Th?= =?utf-8?q?9PUIMruYxsO58oAwdKvfuiy0N+gYXhEgevzLeeWKO4SvCTNM8UHh9A6b+BIOERIEn?= =?utf-8?q?gNiX/4pR+mjnGQqrQ8IDvcGufDbrH+HjgIk7D6eDMD79QuTfgOWxFia5Y5swr/eNz?= =?utf-8?q?QHZ11eYLNXNyOEZWT1DrdrIWK7VkQd40x0kxaGvI+HwYXWCjuC7LuUgehEZZjZldz?= =?utf-8?q?blMoAwXopuIw+9UFHp1eNGntPtTD6JxXCnj9RLDYm4HZ0ttM7ELEsaGX8Xh4NEmvd?= =?utf-8?q?LzQU9YV4NGK1r3GVN9xdtCUdErCvTOVvauwSiLUf3r5YQlL/DyDvHH4nvCG4ebLr8?= =?utf-8?q?8o52SXMq/1LFNnovlnGNiRIJACF7Hqdckbo4QV8yvfUP0/PFJHilsQZ6lahUUJJ7I?= =?utf-8?q?8SgiSmD6JjnzzBgpmiqbZTItLvTIMF2/cl4iw3W6gLUHc3dCXH4HN8bSBuV3EKzO6?= =?utf-8?q?aWD4Zs6w96AZXl+VTx8Y5pDtggwQoHjpLIyc3DvX5H9qM6lGBe68UNNNAomAs+EnE?= =?utf-8?q?f88iBG+OkrX9p/M3eNhDgNrvYmmtVLmGmVaILHK3fzeX4yq1POr279Rsi3EMT4WD/?= =?utf-8?q?niEEomsvLpYgks1jHi7kZGUMYmwKS38JfsirOebW6NPjSG1U5if+blkWYLlScISZ7?= =?utf-8?q?9vIsSZc3yWaKcPlpm6xHM8jrcw3jbb8msZoVZT/u65T9P0boPkd5L0G+yYEGOKFzz?= =?utf-8?q?LJ7CilPEsyLBF92BPdQWMic9XmXpfp5g0is31UX/WtXNQzdYCOiYwg8Ag4+jvpeBc?= =?utf-8?q?n/waoOSg2Wsm7H6+2qoWPWdtbSOO/FYnSPtjKcAhPYsmog2DvK0WYPnyVEH1b3uDs?= =?utf-8?q?SmHPNG5lE/y0TGppOi+y6EdtfPa2nRcSegSkBJE5xUtMSkWxLox8ovwlrf8B7O+KR?= =?utf-8?q?sgaEfZSU3rt4x6ks6yysIsXD2X+MZ2pqaHVhfIXTTtJrkR5T2k9kplxRT2X6sE9rX?= =?utf-8?q?g7TJNas4LeqE4oOnw39kXLaK+Mks//wvxvpTDl6KzSPkaBKZf/OwbH/PAoqm7bInA?= =?utf-8?q?IgcU8avEM6Pywey0Dw9jphIE+zSDoAAZKMkEEeK1Irjl+lvBsMPcyQvl0l6YKbMuy?= =?utf-8?q?ukZa2GESmGax0oz3ab+rAcCup50elEsOwQ=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 36a3813d-ab18-4228-6f7d-08dce2ea7ad9 X-MS-Exchange-CrossTenant-AuthSource: AM9PR04MB8487.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Oct 2024 13:59:49.3534 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: RXQOogm9VXVziH737R4P1z/qUrBqzoJisStv2qC52033U9l0ua4VW/TJIXe4jQy59sBVIdse1lXeD20bYXPWNR4Ky+pE3kHahFm5G7Cg2SM= X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR04MB9739 Added definitions for some pins which were missing from the S32G2 SIUL2 pinctrl driver. These pins are used by the JTAG, PFE and LLCE hardware modules. Reviewed-by: Matthias Brugger Signed-off-by: Andrei Stefanescu --- drivers/pinctrl/nxp/pinctrl-s32g2.c | 52 +++++++++++++++++++++++++++++ 1 file changed, 52 insertions(+) diff --git a/drivers/pinctrl/nxp/pinctrl-s32g2.c b/drivers/pinctrl/nxp/pinctrl-s32g2.c index 440ff1879424..c49d28793b69 100644 --- a/drivers/pinctrl/nxp/pinctrl-s32g2.c +++ b/drivers/pinctrl/nxp/pinctrl-s32g2.c @@ -216,6 +216,12 @@ enum s32_pins { S32G_IMCR_CAN1_RXD = 631, S32G_IMCR_CAN2_RXD = 632, S32G_IMCR_CAN3_RXD = 633, + + /* JTAG IMCRs */ + S32G_IMCR_JTAG_TMS = 562, + S32G_IMCR_JTAG_TCK = 572, + S32G_IMCR_JTAG_TDI = 573, + /* GMAC0 */ S32G_IMCR_Ethernet_MDIO = 527, S32G_IMCR_Ethernet_CRS = 526, @@ -229,7 +235,21 @@ enum s32_pins { S32G_IMCR_Ethernet_RX_DV = 530, S32G_IMCR_Ethernet_TX_CLK = 538, S32G_IMCR_Ethernet_REF_CLK = 535, + /* PFE EMAC 0 MII */ + S32G_IMCR_PFE_EMAC_0_MDIO = 837, + S32G_IMCR_PFE_EMAC_0_CRS = 836, + S32G_IMCR_PFE_EMAC_0_COL = 835, + S32G_IMCR_PFE_EMAC_0_RX_D0 = 841, + S32G_IMCR_PFE_EMAC_0_RX_D1 = 842, + S32G_IMCR_PFE_EMAC_0_RX_D2 = 843, + S32G_IMCR_PFE_EMAC_0_RX_D3 = 844, + S32G_IMCR_PFE_EMAC_0_RX_ER = 840, + S32G_IMCR_PFE_EMAC_0_RX_CLK = 839, + S32G_IMCR_PFE_EMAC_0_RX_DV = 845, + S32G_IMCR_PFE_EMAC_0_TX_CLK = 846, + S32G_IMCR_PFE_EMAC_0_REF_CLK = 838, + /* PFE EMAC 1 MII */ S32G_IMCR_PFE_EMAC_1_MDIO = 857, S32G_IMCR_PFE_EMAC_1_CRS = 856, @@ -317,6 +337,13 @@ enum s32_pins { S32G_IMCR_LLCE_CAN13_RXD = 758, S32G_IMCR_LLCE_CAN14_RXD = 759, S32G_IMCR_LLCE_CAN15_RXD = 760, + S32G_IMCR_LLCE_UART0_RXD = 790, + S32G_IMCR_LLCE_UART1_RXD = 791, + S32G_IMCR_LLCE_UART2_RXD = 792, + S32G_IMCR_LLCE_UART3_RXD = 793, + S32G_IMCR_LLCE_LPSPI2_PCS0 = 811, + S32G_IMCR_LLCE_LPSPI2_SCK = 816, + S32G_IMCR_LLCE_LPSPI2_SIN = 817, S32G_IMCR_USB_CLK = 895, S32G_IMCR_USB_DATA0 = 896, S32G_IMCR_USB_DATA1 = 897, @@ -503,6 +530,12 @@ static const struct pinctrl_pin_desc s32_pinctrl_pads_siul2[] = { S32_PINCTRL_PIN(S32G_IMCR_USDHC_DAT7), S32_PINCTRL_PIN(S32G_IMCR_USDHC_DQS), S32_PINCTRL_PIN(S32G_IMCR_CAN0_RXD), + + /* JTAG IMCRs */ + S32_PINCTRL_PIN(S32G_IMCR_JTAG_TMS), + S32_PINCTRL_PIN(S32G_IMCR_JTAG_TCK), + S32_PINCTRL_PIN(S32G_IMCR_JTAG_TDI), + /* GMAC0 */ S32_PINCTRL_PIN(S32G_IMCR_Ethernet_MDIO), S32_PINCTRL_PIN(S32G_IMCR_Ethernet_CRS), @@ -638,6 +671,13 @@ static const struct pinctrl_pin_desc s32_pinctrl_pads_siul2[] = { S32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN13_RXD), S32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN14_RXD), S32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN15_RXD), + S32_PINCTRL_PIN(S32G_IMCR_LLCE_UART0_RXD), + S32_PINCTRL_PIN(S32G_IMCR_LLCE_UART1_RXD), + S32_PINCTRL_PIN(S32G_IMCR_LLCE_UART2_RXD), + S32_PINCTRL_PIN(S32G_IMCR_LLCE_UART3_RXD), + S32_PINCTRL_PIN(S32G_IMCR_LLCE_LPSPI2_PCS0), + S32_PINCTRL_PIN(S32G_IMCR_LLCE_LPSPI2_SCK), + S32_PINCTRL_PIN(S32G_IMCR_LLCE_LPSPI2_SIN), S32_PINCTRL_PIN(S32G_IMCR_CAN1_RXD), S32_PINCTRL_PIN(S32G_IMCR_CAN2_RXD), S32_PINCTRL_PIN(S32G_IMCR_CAN3_RXD), @@ -652,6 +692,18 @@ static const struct pinctrl_pin_desc s32_pinctrl_pads_siul2[] = { S32_PINCTRL_PIN(S32G_IMCR_USB_DATA7), S32_PINCTRL_PIN(S32G_IMCR_USB_DIR), S32_PINCTRL_PIN(S32G_IMCR_USB_NXT), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_MDIO), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_CRS), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_COL), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_RX_D0), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_RX_D1), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_RX_D2), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_RX_D3), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_RX_ER), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_RX_CLK), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_RX_DV), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_TX_CLK), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_REF_CLK), S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_1_MDIO), S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_1_CRS), S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_1_COL),