Message ID | 20250422162250.436169-1-uwu@icenowy.me |
---|---|
Headers | show |
Series | pinctrl: starfive: jh7110: support force inputs | expand |
On Wed, Apr 23, 2025 at 4:22 PM Icenowy Zheng <uwu@icenowy.me> wrote: > > So clearly the entities that you affect are in the same numberspace, > > and that is all we care about. They are not enumerated in any way > > orthogonal to any other pins AFAICT. > > They just share the field width, they're not in the same numberspace. OK I trust you on this, I just had to put a bit of pressure so we try to stay with standard bindings. > The design of the JH7110 pin mux control is quite simple and stupid: > > - First per-GPIO map configuration to map the GPIO's DOEn pin to > internal tri-stating signals. > - Then per-GPIO map configuration to map the GPIO's DOUT pin to > internal output signals. > - Then per-input-signal configuration (note that it's no longer per- > GPIO) map configuration to map the signal to a GPIO's DIN (or fixed > low/high). I get it, I think. So if I understand correctly this set-up is necessary to use any one pin as a GPIO pin? In that case, consider that this must probably be deeply integrated with the GPIO subsystem rather than the pin control subsystem. For example GPIO usually has this: gpio-ranges = <&pinctrl1 0 20 10>, <&pinctrl2 10 50 20>; Indicating which pins are actually routed as GPIO and implicitly contains the information you need as to which pins are affected. There is also gpio-reserved-ranges = <0 4>, <12 2>; that can be used to say certain number ranges in the GPIO controller can *not* be used for GPIO. This type of inferred information should ideally be used to infer the configuration rather than hardcoded properties. And if you have pin control as a back-end to GPIO, the callbacks in struct pinmux_ops: int (*gpio_request_enable) (struct pinctrl_dev *pctldev, struct pinctrl_gpio_range *range, unsigned int offset); void (*gpio_disable_free) (struct pinctrl_dev *pctldev, struct pinctrl_gpio_range *range, unsigned int offset); int (*gpio_set_direction) (struct pinctrl_dev *pctldev, struct pinctrl_gpio_range *range, unsigned int offset, bool input); which you could implement in jh7110_pinmux_ops to get a tighter connection between you pinmux and GPIO controller portions. I have a strong feeling that the missing piece is using these callbacks along with the gpio-ranges to connect the GPIO and pin mux systems together so that you can set this stuff up in the above callbacks instead. That would save you the weird DT properties that will be a real pain to keep in sync with the actual use. Yours, Linus Walleij