mbox series

[0/2] Decode raw MSR values of MCA registers in BERT

Message ID 20200825144710.23584-1-Smita.KoralahalliChannabasappa@amd.com
Headers show
Series Decode raw MSR values of MCA registers in BERT | expand

Message

Smita Koralahalli Aug. 25, 2020, 2:47 p.m. UTC 
This series provides better decoding for SMCA specific raw MSR values in
BERT reported using x86 Processor Error Common Platform Error Record
(CPER) format.

Patch 1 extracts the raw MSR values of MCA registers in BERT and passes
it through the MCA handling chain.

Patch 2 provides a fix of missing error logs as observed in Patch 1.

Smita Koralahalli (2):
  cper, apei, mce: Pass x86 CPER through the MCA handling chain
  x86/mce/dev-mcelog: Fix updating kflags in AMD systems

 arch/x86/include/asm/mce.h           |  5 ++++
 arch/x86/kernel/acpi/apei.c          | 10 ++++++++
 arch/x86/kernel/cpu/mce/apei.c       | 38 ++++++++++++++++++++++++++++
 arch/x86/kernel/cpu/mce/dev-mcelog.c |  4 ++-
 drivers/firmware/efi/cper-x86.c      | 10 +++++---
 include/acpi/apei.h                  |  2 ++
 6 files changed, 64 insertions(+), 5 deletions(-)