From patchwork Mon Jul 9 11:27:39 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Amit Kucheria X-Patchwork-Id: 141383 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp2548879ljj; Mon, 9 Jul 2018 04:29:03 -0700 (PDT) X-Google-Smtp-Source: AAOMgpceOZhHxAySFMmjdPVa7p+2gauwfwJZFGiITpdTIzl6+UXIzcWNmQMgk7XeX08Rcq6PZQJT X-Received: by 2002:a62:f704:: with SMTP id h4-v6mr21118180pfi.169.1531135742995; Mon, 09 Jul 2018 04:29:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531135742; cv=none; d=google.com; s=arc-20160816; b=CGwrTgYval058BnMp0nFwr8t60YREQhjMuGV93eRSeCkRrdqntjDHIGlnIqUkFdILu I8QrqHV3VTj75CU6lEwjZsf3xvYujJabmDX6zzwqj7uGyc7Or/NOr0vLlLbitrFRcNxV 7vHQzfoYl9EKaNMFFnwV+bDPrJIeEvL8JJ+CELhZg7bIIgyd95pd4Ko9Xab4DiGsgAEC WJan/Tkr8/8Lwr29u0VKpzpF1MiJwHsUhqwdy7i3O9npa0T+/PkcInWzHJvC5zpZl0iz ENMpk0VNQfj6WBmY3+wkMe+i15p1dm+QGlxl561DHxHfK+2oBo41y+xMzsXfkHovkkI9 Vo3Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=4uLZ6msisnaBLBxkNlzDyg1TYQ8/C7usSQp9zwsaUc0=; b=aK00pd7pi8bkCgsavJFzLGHSUxcw5AsVNiL+K5IZm8bQtY0FJf7Ccv6WuxJG0nD0C5 +lekZk7jdSfDfrj77oipHKCCU+faLF8ph+oounx/SlX4I9Bn28kCSlvd2hoNmFS/1+WB FfKc/VQ4auXzI+/vFjjpofrdlLkux6Zz/Ar9qXunt4zATPVbjZpeqS6ucRlD4iMAoHrE 7McqRpvXXQH7BEham+c3gIY3iIQg+EkQXDEgqTxrOIjGotrpJ8dQTe81dWFk/vKTNZ04 9va5XifnwAmpn0HO8jNLQJzVoSNmYWfEOKY0fVHMih2OHd9fI1JXWjtUDzXxXzAbvF9m wF2w== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=UmRT4KXC; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b2-v6si6228184pge.114.2018.07.09.04.29.02; Mon, 09 Jul 2018 04:29:02 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=UmRT4KXC; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932597AbeGIL3B (ORCPT + 5 others); Mon, 9 Jul 2018 07:29:01 -0400 Received: from mail-wr1-f65.google.com ([209.85.221.65]:35123 "EHLO mail-wr1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932687AbeGIL26 (ORCPT ); Mon, 9 Jul 2018 07:28:58 -0400 Received: by mail-wr1-f65.google.com with SMTP id a3-v6so1362401wrt.2 for ; Mon, 09 Jul 2018 04:28:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=AsozHnJmlM1Of3480z5nTOd6XCOnsdEnjdMHZCjbbAY=; b=UmRT4KXC6dh9XyvOlXRgLe7EcBFV+ei1mOccSYOl5D0J59znmmgQXzX3Cz7mWo1WAO fH5so49O2taeeqgI+8np1vHDNCCrd2KNzSg/7lcQ7hT0CTQmNeh2bxAgrcZx7OHQDGtH h+v/l7GQOEUfyt3wWrgeWqFsgcrEwwiwf3EiM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=AsozHnJmlM1Of3480z5nTOd6XCOnsdEnjdMHZCjbbAY=; b=V5YR1QNXnr2ywxxSkiOQxUoexbPuV8NW86Mk+vj9UxUNU3RIAt/I4HfYl2uJcxbXRm JHJdu2IeA+Rd9TNy/x6/XwbrJArLUF4NAKJaKztkb6CVF+jPyxmkDoX2I5JKeCRtuoEE iFpder6V8nF1AtfSWZuPAuH3wDN6RIh6FoC/LRUXOGGvDVpdvGjwO/gV7qUcYNUv/6Sc iGbpVDIbkchEXsXDlavghG6oL1pGDdo9EAg8CB4r8ucGw1tCuRI++83yk4iDbi/nuyaS lbk0Jx/y8XjordlCrPklQsnBo5KSzjvfXXiE3VFTs+KQOAPODdZEQjYjePmffROqI4hF ojag== X-Gm-Message-State: APt69E26Dh6L0z/47nDmdrc7O6JQ9ZpjBosO5/huGeWgClmf9TPnLjAk BCcu/RJbznxpNqgxR6GSGbPCEA== X-Received: by 2002:adf:a14a:: with SMTP id r10-v6mr13982869wrr.104.1531135737108; Mon, 09 Jul 2018 04:28:57 -0700 (PDT) Received: from localhost ([49.248.189.240]) by smtp.gmail.com with ESMTPSA id q200-v6sm7081768wmg.8.2018.07.09.04.28.55 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 09 Jul 2018 04:28:56 -0700 (PDT) From: Amit Kucheria To: linux-kernel@vger.kernel.org Cc: rnayak@codeaurora.org, linux-arm-msm@vger.kernel.org, bjorn.andersson@linaro.org, edubezval@gmail.com, smohanad@codeaurora.org, vivek.gautam@codeaurora.org, andy.gross@linaro.org, Zhang Rui , Rob Herring , Mark Rutland , linux-pm@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH v5 6/7] dt: thermal: tsens: Document the fallback DT property for v2 of TSENS IP Date: Mon, 9 Jul 2018 16:57:39 +0530 Message-Id: X-Mailer: git-send-email 2.7.4 In-Reply-To: References: In-Reply-To: References: Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org We want to create common code for v2 of the TSENS IP block that is used in a large number of Qualcomm SoCs. "qcom,tsens-v2" should be able to handle most of the common functionality start with a common get_temp() function. It is also necessary to split out the memory regions for the TM and SROT register banks because their offsets are not constant across SoC families. Signed-off-by: Amit Kucheria --- .../devicetree/bindings/thermal/qcom-tsens.txt | 25 +++++++++++++++++----- 1 file changed, 20 insertions(+), 5 deletions(-) -- 2.7.4 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/thermal/qcom-tsens.txt b/Documentation/devicetree/bindings/thermal/qcom-tsens.txt index 06195e8..8f963b1 100644 --- a/Documentation/devicetree/bindings/thermal/qcom-tsens.txt +++ b/Documentation/devicetree/bindings/thermal/qcom-tsens.txt @@ -1,10 +1,16 @@ * QCOM SoC Temperature Sensor (TSENS) Required properties: -- compatible : - - "qcom,msm8916-tsens" : For 8916 Family of SoCs - - "qcom,msm8974-tsens" : For 8974 Family of SoCs - - "qcom,msm8996-tsens" : For 8996 Family of SoCs +- compatible: + Must be one of the following: + - "qcom,msm8916-tsens" (MSM8916) + - "qcom,msm8974-tsens" (MSM8974) + - "qcom,msm8996-tsens" (MSM8996) + - "qcom,msm8998-tsens", "qcom,tsens-v2" (MSM8998) + - "qcom,sdm845-tsens", "qcom,tsens-v2" (SDM845) + The generic "qcom,tsens-v2" property must be used as a fallback for any SoC with + version 2 of the TSENS IP. MSM8996 is the only exception beacause the generic + property did not exist when support was added. - reg: Address range of the thermal registers - #thermal-sensor-cells : Should be 1. See ./thermal.txt for a description. @@ -12,7 +18,7 @@ Required properties: - Refer to Documentation/devicetree/bindings/nvmem/nvmem.txt to know how to specify nvmem cells -Example: +Example 1 (legacy support before a fallback tsens-v2 propoerty was introduced): tsens: thermal-sensor@900000 { compatible = "qcom,msm8916-tsens"; reg = <0x4a8000 0x2000>; @@ -20,3 +26,12 @@ tsens: thermal-sensor@900000 { nvmem-cell-names = "caldata", "calsel"; #thermal-sensor-cells = <1>; }; + +Example 2 (for any platform containing v2 of the TSENS IP): +tsens0: tsens@c222000 { + compatible = "qcom,sdm845-tsens", "qcom,tsens-v2"; + reg = <0xc263000 0x1ff>, /* TM */ + <0xc222000 0x1ff>; /* SROT */ + #qcom,sensors = <13>; + #thermal-sensor-cells = <1>; + };