From patchwork Sat May 25 14:55:53 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "kernelci.org bot" X-Patchwork-Id: 165178 Delivered-To: patch@linaro.org Received: by 2002:a92:9e1a:0:0:0:0:0 with SMTP id q26csp4925516ili; Sat, 25 May 2019 07:55:59 -0700 (PDT) X-Google-Smtp-Source: APXvYqx1Q7FrzjfSqO935jTNmhNmLnDZbOh5i+X+GKbOLJaGx3VUzCzddMy9VCHnkdLZ2WE7Kdtx X-Received: by 2002:a17:90a:3801:: with SMTP id w1mr15947674pjb.99.1558796159173; Sat, 25 May 2019 07:55:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1558796159; cv=none; d=google.com; s=arc-20160816; b=bez6Q0d8pjSehcbYjgbhl0AZG5gXQW5VtJCcQOf3m5fkuPUaeUo8UgcQ35Lp8ZYtFj 14YHkhjCkdu/KwdZNvoKUC0SIty39sFrSv03gz08/tE/2TQWNK2KrraDflgxo3pqHkmY 1Fd3vh1GQv36XQyypY0s0YxG0Et7bjW3UuFpyVeW6LQ2M8Z5264Rrscnm6BTP+9mjOFT 8dwDorZgO+PaC9fZLQIEKbIQXisXnL7QN9aKtJ9dpwbog48x3kmD8pLJEGD0oQcZBlSj aTgv/2jmCaLBRW3ZJj4C4fFbWzYen3muR7IqetGlJnFP7e7PXRRKUEzZVkaKfMnexGMr NoKA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:from:to:subject :content-transfer-encoding:mime-version:date:message-id :dkim-signature; bh=EuYIB6cW2iyL4GLrUb+ErE4HZQ0an8nT6D+WzTs0wj4=; b=et0CGF4CYfSlVMsiKIw3KciD2ELuiVA653CMM6iZdCJxz/GmKCXd8DLZnNBLDFknBg oIxhnKr6xxGVlF+7wVJhUdbtf7QmQlFugfQpzsIcYnMZDgTvup1E00STuwF5P93V3W2/ 7FK6VPZ6SDxJnq+lCWRQd+dvYVDiJ6k9t3TrZg7rncPHakmiizI8kcAfSn5f/iPdJU+3 qre0SKQOkkyWAVSjsTaIlBEqMSSn8bisce+NidjuzeUqK6U16Bgty0smVBl4hIBrGRL9 Ge3O98fT7PqDaIfpFCc9DD0rykJC4bTnxe7p4oVnRqQP5OzLy+MV4AQIiSNs9bPCMW0T apwg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernelci-org.20150623.gappssmtp.com header.s=20150623 header.b=arDkbo+d; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f11si8353422pgs.335.2019.05.25.07.55.58; Sat, 25 May 2019 07:55:59 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernelci-org.20150623.gappssmtp.com header.s=20150623 header.b=arDkbo+d; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727058AbfEYOz5 (ORCPT + 7 others); Sat, 25 May 2019 10:55:57 -0400 Received: from mail-wm1-f68.google.com ([209.85.128.68]:51264 "EHLO mail-wm1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727002AbfEYOz5 (ORCPT ); Sat, 25 May 2019 10:55:57 -0400 Received: by mail-wm1-f68.google.com with SMTP id f10so4639038wmb.1 for ; Sat, 25 May 2019 07:55:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernelci-org.20150623.gappssmtp.com; s=20150623; h=message-id:date:mime-version:content-transfer-encoding:subject:to :from:cc; bh=EuYIB6cW2iyL4GLrUb+ErE4HZQ0an8nT6D+WzTs0wj4=; b=arDkbo+ddHrJkuxsGH5jgsnxZX1bB6hh0JtUZoGqILsdaqzNYjFCoEVzZ/BiEJ/cS5 DkVVzTIvFux2OYnmgBo2hKGgdftqu1c26sypBZiie2p0G2y7tKoRRtJs4I9brTGz1CFQ soxQGM3PHrSEljL7v2gz8SP0thrvVE4QivtCOwNI7aRS4p27FrjJL8iGCKvB4/U4Ha2M +fv5EY8w6OskUYyZSwKojyo/urWrxq4hRfdG2PHv/Pr2waFzarRncQ8lRzfL5ZSZC3Tp zkm/ysRhVS7MSnyWRjn0U7SkXEyaZl2MgA7yT4PbKdCg+tyBLocdF3oWJS1PbxwBF90R lVIA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:message-id:date:mime-version :content-transfer-encoding:subject:to:from:cc; bh=EuYIB6cW2iyL4GLrUb+ErE4HZQ0an8nT6D+WzTs0wj4=; b=VEiP7hkk29w0hzovWMAlQwevqojePa/UGtabE0nGFdlzbTdX+dtXDv3yQZTIyjGvYr nWQ6RqPR+anHyji1T35p18LwXIvSLKYuES/11Gtz3TqB8n930iZCY3R1KKG/IRwp7RO1 hwi815cLrCM/LPBKfhQ4dZpJH6Ic6mGzU84BrvwGezFKZc0UFgqMUQitDSWIOJiFiWie T3Tvzn8FJzUnCLIPK6n/qKSUtD+RDU1UVJHOI+TXNbJSMiijieZc36p7Qs3x8qXT9ZIi bFc/w+fyU1rf2r6WqUnEFvdm1iSr4MInqhww86WcnDhyzdUzxFAADwjqrlsjUkqMKRQo /5Pg== X-Gm-Message-State: APjAAAX6XSI3Wjqc5KvX5ol5fXC5Mv6pjUn8dR5OteXrlRrRTiBv2+PF h95cwNlVkF3Qc8klMzetYmymtw== X-Received: by 2002:a1c:1bc9:: with SMTP id b192mr3719972wmb.27.1558796154553; Sat, 25 May 2019 07:55:54 -0700 (PDT) Received: from [148.251.42.114] ([2a01:4f8:201:9271::2]) by smtp.gmail.com with ESMTPSA id p10sm2028727wrw.6.2019.05.25.07.55.53 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sat, 25 May 2019 07:55:53 -0700 (PDT) Message-ID: <5ce95779.1c69fb81.df149.ac4a@mx.google.com> Date: Sat, 25 May 2019 07:55:53 -0700 (PDT) MIME-Version: 1.0 X-Kernelci-Report-Type: bisect X-Kernelci-Tree: mainline X-Kernelci-Lab-Name: lab-baylibre X-Kernelci-Branch: master X-Kernelci-Kernel: v5.2-rc1-357-g7fbc78e3155a Subject: mainline/master boot bisection: v5.2-rc1-357-g7fbc78e3155a on meson-g12a-x96-max To: tomeu.vizoso@collabora.com, guillaume.tucker@collabora.com, mgalka@collabora.com, Kevin Hilman , Neil Armstrong , broonie@kernel.org, matthew.hart@linaro.org, khilman@baylibre.com, enric.balletbo@collabora.com, Jerome Brunet From: "kernelci.org bot" Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Rob Herring , linux-amlogic@lists.infradead.org, Mark Rutland , linux-arm-kernel@lists.infradead.org Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * This automated bisection report was sent to you on the basis * * that you may be involved with the breaking commit it has * * found. No manual investigation has been done to verify it, * * and the root cause of the problem may be somewhere else. * * Hope this helps! * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * mainline/master boot bisection: v5.2-rc1-357-g7fbc78e3155a on meson-g12a-x96-max Summary: Start: 7fbc78e3155a Merge tag 'for-linus-20190524' of git://git.kernel.dk/linux-block Details: https://kernelci.org/boot/id/5ce8a65059b51433287a363c Plain log: https://storage.kernelci.org//mainline/master/v5.2-rc1-357-g7fbc78e3155a/arm64/defconfig/gcc-8/lab-baylibre/boot-meson-g12a-x96-max.txt HTML log: https://storage.kernelci.org//mainline/master/v5.2-rc1-357-g7fbc78e3155a/arm64/defconfig/gcc-8/lab-baylibre/boot-meson-g12a-x96-max.html Result: 11a7bea17c9e arm64: dts: meson: g12a: add pinctrl support controllers Checks: revert: PASS verify: PASS Parameters: Tree: mainline URL: git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git Branch: master Target: meson-g12a-x96-max CPU arch: arm64 Lab: lab-baylibre Compiler: gcc-8 Config: defconfig Test suite: boot Breaking commit found: ------------------------------------------------------------------------------- commit 11a7bea17c9e0a36daab934d83e15a760f402147 Author: Jerome Brunet Date: Mon Mar 18 10:58:45 2019 +0100 arm64: dts: meson: g12a: add pinctrl support controllers Add the peripheral and always-on pinctrl controllers to the g12a soc. Signed-off-by: Jerome Brunet Signed-off-by: Neil Armstrong Signed-off-by: Kevin Hilman ------------------------------------------------------------------------------- Git bisection log: ------------------------------------------------------------------------------- git bisect start # good: [a455eda33faafcaac1effb31d682765b14ef868c] Merge branch 'linus' of git://git.kernel.org/pub/scm/linux/kernel/git/evalenti/linux-soc-thermal git bisect good a455eda33faafcaac1effb31d682765b14ef868c # bad: [7fbc78e3155a0c464bd832efc07fb3c2355fe9bd] Merge tag 'for-linus-20190524' of git://git.kernel.dk/linux-block git bisect bad 7fbc78e3155a0c464bd832efc07fb3c2355fe9bd # bad: [311f71281ff4b24f86a39c60c959f485c68a6d36] Merge tag 'for-5.2/dm-changes-v2' of git://git.kernel.org/pub/scm/linux/kernel/git/device-mapper/linux-dm git bisect bad 311f71281ff4b24f86a39c60c959f485c68a6d36 # bad: [be058ba65d9e43f40d31d9b16b99627f0a20de1b] Merge tag 'imx-dt-5.2' of git://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux into arm/dt git bisect bad be058ba65d9e43f40d31d9b16b99627f0a20de1b # bad: [7996313656b83ba516a1546d51f08f1a0fab4e06] Merge tag 'omap-for-v5.2/dt-am3-signed' of git://git.kernel.org/pub/scm/linux/kernel/git/tmlind/linux-omap into arm/dt git bisect bad 7996313656b83ba516a1546d51f08f1a0fab4e06 # bad: [2140eaf2f46faf2627ec030d7cabf2dda2cb546b] Merge tag 'stm32-dt-for-v5.2-1' of git://git.kernel.org/pub/scm/linux/kernel/git/atorgue/stm32 into arm/dt git bisect bad 2140eaf2f46faf2627ec030d7cabf2dda2cb546b # bad: [1a88083b9349b8310b25d9a9a96802ee4447e6b9] Merge tag 'v5.2-rockchip-dts64-1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into arm/dt git bisect bad 1a88083b9349b8310b25d9a9a96802ee4447e6b9 # bad: [1c93235a6d92deaab38bbb1cfc764b0757331ebb] Merge tag 'amlogic-dt' of https://git.kernel.org/pub/scm/linux/kernel/git/khilman/linux-amlogic into arm/dt git bisect bad 1c93235a6d92deaab38bbb1cfc764b0757331ebb # bad: [ff4f8b6cab5885ebc2c6b21fd058db8544e2eebb] arm64: dts: meson: g12a: Add UART A, B & C nodes and pins git bisect bad ff4f8b6cab5885ebc2c6b21fd058db8544e2eebb # good: [965c827ac37e71f76d3ac55c75ac08909f2a4eed] arm64: dts: meson: g12a: add efuse git bisect good 965c827ac37e71f76d3ac55c75ac08909f2a4eed # bad: [11a7bea17c9e0a36daab934d83e15a760f402147] arm64: dts: meson: g12a: add pinctrl support controllers git bisect bad 11a7bea17c9e0a36daab934d83e15a760f402147 # good: [b019f4a4199f865b054262ff78f606ca70f7b981] arm64: dts: meson: g12a: Add AO Clock + Reset Controller support git bisect good b019f4a4199f865b054262ff78f606ca70f7b981 # first bad commit: [11a7bea17c9e0a36daab934d83e15a760f402147] arm64: dts: meson: g12a: add pinctrl support controllers ------------------------------------------------------------------------------- diff --git a/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi b/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi index abfa167751af..5e07e4ca3f4b 100644 --- a/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi @@ -104,6 +104,29 @@ #address-cells = <2>; #size-cells = <2>; ranges = <0x0 0x0 0x0 0x34400 0x0 0x400>; + + periphs_pinctrl: pinctrl@40 { + compatible = "amlogic,meson-g12a-periphs-pinctrl"; + #address-cells = <2>; + #size-cells = <2>; + ranges; + + gpio: bank@40 { + reg = <0x0 0x40 0x0 0x4c>, + <0x0 0xe8 0x0 0x18>, + <0x0 0x120 0x0 0x18>, + <0x0 0x2c0 0x0 0x40>, + <0x0 0x340 0x0 0x1c>; + reg-names = "gpio", + "pull", + "pull-enable", + "mux", + "ds"; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&periphs_pinctrl 0 0 86>; + }; + }; }; hiu: bus@3c000 { @@ -150,6 +173,25 @@ clocks = <&xtal>, <&clkc CLKID_CLK81>; clock-names = "xtal", "mpeg-clk"; }; + + ao_pinctrl: pinctrl@14 { + compatible = "amlogic,meson-g12a-aobus-pinctrl"; + #address-cells = <2>; + #size-cells = <2>; + ranges; + + gpio_ao: bank@14 { + reg = <0x0 0x14 0x0 0x8>, + <0x0 0x1c 0x0 0x8>, + <0x0 0x24 0x0 0x14>; + reg-names = "mux", + "ds", + "gpio"; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&ao_pinctrl 0 0 15>; + }; + }; }; sec_AO: ao-secure@140 {