From patchwork Mon Dec 25 10:33:04 2023
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
X-Patchwork-Submitter: Yu Chien Peter Lin <peterlin@andestech.com>
X-Patchwork-Id: 758273
Received: from Atcsqr.andestech.com (60-248-80-70.hinet-ip.hinet.net
 [60.248.80.70])
 (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
 (No client certificate requested)
 by smtp.subspace.kernel.org (Postfix) with ESMTPS id E109E3D74;
 Mon, 25 Dec 2023 10:48:42 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
 dmarc=pass (p=quarantine dis=none) header.from=andestech.com
Authentication-Results: smtp.subspace.kernel.org;
 spf=pass smtp.mailfrom=andestech.com
Received: from Atcsqr.andestech.com (localhost [127.0.0.2] (may be forged))
 by Atcsqr.andestech.com with ESMTP id 3BPAZeYv094770;
 Mon, 25 Dec 2023 18:35:40 +0800 (+08)
 (envelope-from peterlin@andestech.com)
Received: from mail.andestech.com (ATCPCS16.andestech.com [10.0.1.222])
 by Atcsqr.andestech.com with ESMTP id 3BPAYDlm093342;
 Mon, 25 Dec 2023 18:34:13 +0800 (+08)
 (envelope-from peterlin@andestech.com)
Received: from swlinux02.andestech.com (10.0.15.183) by ATCPCS16.andestech.com
 (10.0.1.222) with Microsoft SMTP Server id 14.3.498.0;
 Mon, 25 Dec 2023 18:34:10 +0800
From: Yu Chien Peter Lin <peterlin@andestech.com>
To: <acme@kernel.org>, <adrian.hunter@intel.com>, <ajones@ventanamicro.com>,
 <alexander.shishkin@linux.intel.com>, <andre.przywara@arm.com>,
 <anup@brainfault.org>, <aou@eecs.berkeley.edu>,
 <atishp@atishpatra.org>, <conor+dt@kernel.org>,
 <conor.dooley@microchip.com>, <conor@kernel.org>,
 <devicetree@vger.kernel.org>, <dminus@andestech.com>,
 <evan@rivosinc.com>, <geert+renesas@glider.be>, <guoren@kernel.org>,
 <heiko@sntech.de>, <irogers@google.com>, <jernej.skrabec@gmail.com>,
 <jolsa@kernel.org>, <jszhang@kernel.org>,
 <krzysztof.kozlowski+dt@linaro.org>,
 <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>,
 <linux-perf-users@vger.kernel.org>, <linux-renesas-soc@vger.kernel.org>,
 <linux-riscv@lists.infradead.org>,
 <linux-sunxi@lists.linux.dev>, <locus84@andestech.com>,
 <magnus.damm@gmail.com>, <mark.rutland@arm.com>, <mingo@redhat.com>,
 <n.shubin@yadro.com>, <namhyung@kernel.org>, <palmer@dabbelt.com>,
 <paul.walmsley@sifive.com>, <peterlin@andestech.com>,
 <peterz@infradead.org>, <prabhakar.mahadev-lad.rj@bp.renesas.com>,
 <rdunlap@infradead.org>, <robh+dt@kernel.org>, <samuel@sholland.org>,
 <sunilvl@ventanamicro.com>, <tglx@linutronix.de>,
 <tim609@andestech.com>, <uwu@icenowy.me>, <wens@csie.org>,
 <will@kernel.org>, <ycliang@andestech.com>, <inochiama@outlook.com>,
 <chao.wei@sophgo.com>, <unicorn_wang@outlook.com>, <wefu@redhat.com>
Subject: [PATCH v6 12/16] riscv: dts: sophgo: Add T-Head PMU extension for
 cv1800b
Date: Mon, 25 Dec 2023 18:33:04 +0800
Message-ID: <20231225103308.1557548-13-peterlin@andestech.com>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20231225103308.1557548-1-peterlin@andestech.com>
References: <20231225103308.1557548-1-peterlin@andestech.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-DNSRBL: 
X-SPAM-SOURCE-CHECK: pass
X-MAIL: Atcsqr.andestech.com 3BPAZeYv094770

xtheadpmu stands for T-Head Performance Monitor Unit extension.
Based on the added T-Head PMU ISA string, the SBI PMU driver
will make use of the non-standard irq source.

Signed-off-by: Yu Chien Peter Lin <peterlin@andestech.com>
Acked-by: Conor Dooley <conor.dooley@microchip.com>
---
Changes v4 -> v5:
  - New patch
Changes v5 -> v6:
  - Include Conor's Acked-by
---
 arch/riscv/boot/dts/sophgo/cv1800b.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/riscv/boot/dts/sophgo/cv1800b.dtsi b/arch/riscv/boot/dts/sophgo/cv1800b.dtsi
index aec6401a467b..8c0143f0a01b 100644
--- a/arch/riscv/boot/dts/sophgo/cv1800b.dtsi
+++ b/arch/riscv/boot/dts/sophgo/cv1800b.dtsi
@@ -29,7 +29,7 @@ cpu0: cpu@0 {
 			riscv,isa = "rv64imafdc";
 			riscv,isa-base = "rv64i";
 			riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zicntr", "zicsr",
-					       "zifencei", "zihpm";
+					       "zifencei", "zihpm", "xtheadpmu";
 
 			cpu0_intc: interrupt-controller {
 				compatible = "riscv,cpu-intc";