From patchwork Sun Apr 23 17:25:27 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 676350 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id EEAC0C6FD18 for ; Sun, 23 Apr 2023 17:25:55 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230157AbjDWRZx (ORCPT ); Sun, 23 Apr 2023 13:25:53 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34480 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230104AbjDWRZq (ORCPT ); Sun, 23 Apr 2023 13:25:46 -0400 Received: from mail-wr1-x42f.google.com (mail-wr1-x42f.google.com [IPv6:2a00:1450:4864:20::42f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3A22F10D3 for ; Sun, 23 Apr 2023 10:25:45 -0700 (PDT) Received: by mail-wr1-x42f.google.com with SMTP id ffacd0b85a97d-2f833bda191so2104188f8f.1 for ; Sun, 23 Apr 2023 10:25:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1682270743; x=1684862743; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=0FeM+sCDaiJjgHIKAN9KA5DToVUgObUF0WlB1aYKrng=; b=Cg0qM4kMSyG1istSRanl7VDS6Dy0TnJALGPLvbHhJLyTfvVepvGSxZjN9dLA7p5/RJ vdQx888knq7AwWjjmJHfeEkbf+ofHW3zEN45ssZuQcvuc0zqEMh536s84pjHvTq3M4M+ qrY7eM6BO3IogIqIogbZq8/56fjkmnNmNh58E= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1682270743; x=1684862743; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=0FeM+sCDaiJjgHIKAN9KA5DToVUgObUF0WlB1aYKrng=; b=iTHuIl//7Hj/GdMcFSWnAbZogv2iZ2Bpjb/JZY4UYujdL5RDNS+IsZXGylG1Fz0am7 krVFc8u/e44bGwFTvc5qj0/FaTMuiIN3QBNKm3FWuncgE7NpbZviYQ2Si8v/6Amm8lIj qivVvQyHVn+nbMZQlHjXJaHHsWvagKXvwDCHph9CO3yOPuhqEnXRNC1hNN6Lo28Tookm HF7+Y4WorhV+UCmtajQcaHGXhJPohlZ93s0AGRiEvl4zVQq17bmfWkw0/uH86x48PzDC xPcwlFna7g3v1NAQnBTDSRPIn+cquWPFb+FZubnMBxaqX8QRFddm3q8zui5zfFyD0iCJ jUEA== X-Gm-Message-State: AAQBX9fM3XkcWlILv0oHiBrexy9U4udTexRlXWPw2bs2UJ/0Wves+GdY ArD0YxJATQLLFxWkvNzFqwsRvA== X-Google-Smtp-Source: AKy350ZG9b++T7dK9uT8+qInWMRARXrouuqU40WgBNWL+FhWJRbAFNK8K7tKbrQmqgyES7dKmxf+Rw== X-Received: by 2002:a5d:5272:0:b0:2f4:de63:a0b5 with SMTP id l18-20020a5d5272000000b002f4de63a0b5mr8057660wrc.69.1682270743681; Sun, 23 Apr 2023 10:25:43 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.. ([37.159.119.249]) by smtp.gmail.com with ESMTPSA id j32-20020a05600c1c2000b003f173987ec2sm13511653wms.22.2023.04.23.10.25.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 23 Apr 2023 10:25:43 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: Amarula patchwork , michael@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH 3/4] ARM: dts: stm32: add pin map for CAN controller on stm32f7 Date: Sun, 23 Apr 2023 19:25:27 +0200 Message-Id: <20230423172528.1398158-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20230423172528.1398158-1-dario.binacchi@amarulasolutions.com> References: <20230423172528.1398158-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add pin configurations for using CAN controller on stm32f7. Signed-off-by: Dario Binacchi --- arch/arm/boot/dts/stm32f7-pinctrl.dtsi | 82 ++++++++++++++++++++++++++ 1 file changed, 82 insertions(+) diff --git a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi index c8e6c52fb248..9f65403295ca 100644 --- a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi +++ b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi @@ -283,6 +283,88 @@ pins2 { slew-rate = <2>; }; }; + + can1_pins_a: can1-0 { + pins1 { + pinmux = ; /* CAN1_TX */ + }; + pins2 { + pinmux = ; /* CAN1_RX */ + bias-pull-up; + }; + }; + + can1_pins_b: can1-1 { + pins1 { + pinmux = ; /* CAN1_TX */ + }; + pins2 { + pinmux = ; /* CAN1_RX */ + bias-pull-up; + }; + }; + + can1_pins_c: can1-2 { + pins1 { + pinmux = ; /* CAN1_TX */ + }; + pins2 { + pinmux = ; /* CAN1_RX */ + bias-pull-up; + + }; + }; + + can1_pins_d: can1-3 { + pins1 { + pinmux = ; /* CAN1_TX */ + }; + pins2 { + pinmux = ; /* CAN1_RX */ + bias-pull-up; + + }; + }; + + can2_pins_a: can2-0 { + pins1 { + pinmux = ; /* CAN2_TX */ + }; + pins2 { + pinmux = ; /* CAN2_RX */ + bias-pull-up; + }; + }; + + can2_pins_b: can2-1 { + pins1 { + pinmux = ; /* CAN2_TX */ + }; + pins2 { + pinmux = ; /* CAN2_RX */ + bias-pull-up; + }; + }; + + can3_pins_a: can3-0 { + pins1 { + pinmux = ; /* CAN3_TX */ + }; + pins2 { + pinmux = ; /* CAN3_RX */ + bias-pull-up; + }; + }; + + can3_pins_b: can3-1 { + pins1 { + pinmux = ; /* CAN3_TX */ + }; + pins2 { + pinmux = ; /* CAN3_RX */ + bias-pull-up; + }; + }; }; }; };