From patchwork Sat Dec 31 12:59:07 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Konrad Dybcio X-Patchwork-Id: 638226 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id D886CC54EBD for ; Sat, 31 Dec 2022 13:00:03 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235714AbiLaNAB (ORCPT ); Sat, 31 Dec 2022 08:00:01 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38256 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235715AbiLaM7i (ORCPT ); Sat, 31 Dec 2022 07:59:38 -0500 Received: from mail-lf1-x132.google.com (mail-lf1-x132.google.com [IPv6:2a00:1450:4864:20::132]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B8757E010 for ; Sat, 31 Dec 2022 04:59:37 -0800 (PST) Received: by mail-lf1-x132.google.com with SMTP id b3so35180125lfv.2 for ; Sat, 31 Dec 2022 04:59:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=fHHZiDJH4yLcL25GvBawR0gVWLB+uV7msCDoplyv15c=; b=qifh4ljbUMyyB7IW/tBUcw4mycSx+85LVehKLv2C6Ii7co9fKqoh6Vw6/xKIvrzUD1 wSvxS7sg9CkR/JwZlLnc8YoMjcxLqXujLJXxLw40Awvv6uWBKDsZ17QJU5/IYRiWb9sE +tSbH7ZTw+L3/WNrygo6ikIqRa3srwoNfKT0YuiGVrV4fnB+M4D+h3PkBxfCycpupSHo Mmh8yl2mLvyMRfvKCBkwLamfKy1k6LctRWD7q4FpdUANcaZNB3iptu6+ABYnmRECz5qo fon+gaiX7NRksM8U+smD5mp1dr401NEk+kHd6zgVdHpcwKJIV3MA7rnh1k+iSrfh32kh Xo7g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fHHZiDJH4yLcL25GvBawR0gVWLB+uV7msCDoplyv15c=; b=Pl0jUz4P65FVfuf29jqVaQN7sCxKOdx02qEm8mFPT0CrlzccGbxm73kREPhyrS/qPz wRE0HRr7yY4Q8YBMg1xvkL0htu2XyIabSOaeACnsrKY5JtjItVlV1aJQ3G0idSBDT62y bg41JWUY3K93PX7xY+Cbz9foTPVXEyUurbVz71V9J6bPZxEGB3sAv7E1dJs+Dr6Ekgvf lbjnMTnAkoBzORuftZ1LWU20E4UF0TZ5xnbKQvuERDIJ5MPwLKVLMy+bB38g+yvToAXF erLLe8sScyMJHv/+LaLXLhGnUP+442Ri7sCagRHdOIXZsI5BPmRGX5rXsWHtTmFwPrHf +VyA== X-Gm-Message-State: AFqh2kp2CkdG/IhPYdF/yOWfqnZ/8mJDqbtUQzzaB4FB600HSMVSYLUK PnHI0vfTFV1ebGetYXOE+xlBOQ== X-Google-Smtp-Source: AMrXdXvmCZeetFJmI2568D/EX/5mg02cnoYqfmAcQ6yblmr6jTThVdLJ2vWdgcXN7ojX348TIcpkyQ== X-Received: by 2002:a05:6512:1592:b0:4b5:b87a:3264 with SMTP id bp18-20020a056512159200b004b5b87a3264mr10430969lfb.56.1672491577291; Sat, 31 Dec 2022 04:59:37 -0800 (PST) Received: from localhost.localdomain (abxi45.neoplus.adsl.tpnet.pl. [83.9.2.45]) by smtp.gmail.com with ESMTPSA id d10-20020a0565123d0a00b004cb344a8c77sm22266lfv.54.2022.12.31.04.59.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 31 Dec 2022 04:59:36 -0800 (PST) From: Konrad Dybcio To: linux-arm-msm@vger.kernel.org, andersson@kernel.org, agross@kernel.org, krzysztof.kozlowski@linaro.org Cc: marijn.suijten@somainline.org, Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 14/18] arm64: dts: qcom: sc7280: Pad addresses to 8 hex digits Date: Sat, 31 Dec 2022 13:59:07 +0100 Message-Id: <20221231125911.437599-15-konrad.dybcio@linaro.org> X-Mailer: git-send-email 2.39.0 In-Reply-To: <20221231125911.437599-1-konrad.dybcio@linaro.org> References: <20221231125911.437599-1-konrad.dybcio@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Some addresses were 7-hex-digits long, or less. Fix that. Signed-off-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/sc7280.dtsi | 46 ++++++++++++++-------------- 1 file changed, 23 insertions(+), 23 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi index 0adf13399e64..cbf571baca9b 100644 --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi @@ -2171,9 +2171,9 @@ ipa: ipa@1e40000 { iommus = <&apps_smmu 0x480 0x0>, <&apps_smmu 0x482 0x0>; - reg = <0 0x1e40000 0 0x8000>, - <0 0x1e50000 0 0x4ad0>, - <0 0x1e04000 0 0x23000>; + reg = <0 0x01e40000 0 0x8000>, + <0 0x01e50000 0 0x4ad0>, + <0 0x01e04000 0 0x23000>; reg-names = "ipa-reg", "ipa-shared", "gsi"; @@ -2455,7 +2455,7 @@ lpass_cpu: audio@3987000 { lpass_hm: clock-controller@3c00000 { compatible = "qcom,sc7280-lpasshm"; - reg = <0 0x3c00000 0 0x28>; + reg = <0 0x03c00000 0 0x28>; clocks = <&rpmhcc RPMH_CXO_CLK>; clock-names = "bi_tcxo"; #clock-cells = <1>; @@ -3489,7 +3489,7 @@ IPCC_MPROC_SIGNAL_GLINK_QMP pmu@9091000 { compatible = "qcom,sc7280-llcc-bwmon"; - reg = <0 0x9091000 0 0x1000>; + reg = <0 0x09091000 0 0x1000>; interrupts = ; @@ -3571,7 +3571,7 @@ dc_noc: interconnect@90e0000 { }; gem_noc: interconnect@9100000 { - reg = <0 0x9100000 0 0xe2200>; + reg = <0 0x09100000 0 0xe2200>; compatible = "qcom,sc7280-gem-noc"; #interconnect-cells = <2>; qcom,bcm-voters = <&apps_bcm_voter>; @@ -3586,8 +3586,8 @@ system-cache-controller@9200000 { eud: eud@88e0000 { compatible = "qcom,sc7280-eud","qcom,eud"; - reg = <0 0x88e0000 0 0x2000>, - <0 0x88e2000 0 0x1000>; + reg = <0 0x088e0000 0 0x2000>, + <0 0x088e2000 0 0x1000>; interrupts-extended = <&pdc 11 IRQ_TYPE_LEVEL_HIGH>; ports { port@0 { @@ -3750,7 +3750,7 @@ opp-460000048 { videocc: clock-controller@aaf0000 { compatible = "qcom,sc7280-videocc"; - reg = <0 0xaaf0000 0 0x10000>; + reg = <0 0x0aaf0000 0 0x10000>; clocks = <&rpmhcc RPMH_CXO_CLK>, <&rpmhcc RPMH_CXO_CLK_A>; clock-names = "bi_tcxo", "bi_tcxo_ao"; @@ -3773,7 +3773,7 @@ camcc: clock-controller@ad00000 { dispcc: clock-controller@af00000 { compatible = "qcom,sc7280-dispcc"; - reg = <0 0xaf00000 0 0x20000>; + reg = <0 0x0af00000 0 0x20000>; clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_DISP_GPLL0_CLK_SRC>, <&mdss_dsi_phy 0>, @@ -4001,10 +4001,10 @@ mdss_edp: edp@aea0000 { pinctrl-names = "default"; pinctrl-0 = <&edp_hot_plug_det>; - reg = <0 0xaea0000 0 0x200>, - <0 0xaea0200 0 0x200>, - <0 0xaea0400 0 0xc00>, - <0 0xaea1000 0 0x400>; + reg = <0 0x0aea0000 0 0x200>, + <0 0x0aea0200 0 0x200>, + <0 0x0aea0400 0 0xc00>, + <0 0x0aea1000 0 0x400>; interrupt-parent = <&mdss>; interrupts = <14>; @@ -4076,10 +4076,10 @@ opp-810000000 { mdss_edp_phy: phy@aec2a00 { compatible = "qcom,sc7280-edp-phy"; - reg = <0 0xaec2a00 0 0x19c>, - <0 0xaec2200 0 0xa0>, - <0 0xaec2600 0 0xa0>, - <0 0xaec2000 0 0x1c0>; + reg = <0 0x0aec2a00 0 0x19c>, + <0 0x0aec2200 0 0xa0>, + <0 0x0aec2600 0 0xa0>, + <0 0x0aec2000 0 0x1c0>; clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_EDP_CLKREF_EN>; @@ -4095,11 +4095,11 @@ mdss_edp_phy: phy@aec2a00 { mdss_dp: displayport-controller@ae90000 { compatible = "qcom,sc7280-dp"; - reg = <0 0xae90000 0 0x200>, - <0 0xae90200 0 0x200>, - <0 0xae90400 0 0xc00>, - <0 0xae91000 0 0x400>, - <0 0xae91400 0 0x400>; + reg = <0 0x0ae90000 0 0x200>, + <0 0x0ae90200 0 0x200>, + <0 0x0ae90400 0 0xc00>, + <0 0x0ae91000 0 0x400>, + <0 0x0ae91400 0 0x400>; interrupt-parent = <&mdss>; interrupts = <12>;