From patchwork Tue Dec 27 10:48:33 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anand Moon X-Patchwork-Id: 637125 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 42D82C4708E for ; Tue, 27 Dec 2022 10:49:24 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231237AbiL0KtW (ORCPT ); Tue, 27 Dec 2022 05:49:22 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49616 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231322AbiL0KtK (ORCPT ); Tue, 27 Dec 2022 05:49:10 -0500 Received: from mail-pf1-x432.google.com (mail-pf1-x432.google.com [IPv6:2607:f8b0:4864:20::432]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0F5019580 for ; Tue, 27 Dec 2022 02:49:10 -0800 (PST) Received: by mail-pf1-x432.google.com with SMTP id x26so2411545pfq.10 for ; Tue, 27 Dec 2022 02:49:10 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=edgeble-ai.20210112.gappssmtp.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tS5tPAjce0gx/cz+s3NHMhRAvu++L/Im07aMJCXAmyA=; b=7bBMIzvZOC1cSAwCHkULXLTpm6F4ZJG8Yorc/h+NGP2MBfeihct/yOTiLCfEMb2Auk k9LZO7QmSY0lhlC7g95Wb1nlFj0VgHWtKg8UOuNVs6qqgoxmRTWx07cidOsigCEGQIYs /Uaitgimb2wafFkQ6rcCCajDqLgS8yc3Ol0dOXqPGOKwrn9obYc7SslcV3Nmc8Dhl+2S 5q1oXaqZP4fmLdFFiRnb29pNhwz+tKgsHF+ek/xCTxJ6ypW5VC0Dk/rdBHExfaEZHyMM smCBYKrEt0bLqBT/RkjB0c26YjSxAfkGVLalLDxz4cufRDEq8QH+elc76ZJ9QH8KN4Tb /ZJQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=tS5tPAjce0gx/cz+s3NHMhRAvu++L/Im07aMJCXAmyA=; b=M1ZH0fUcQODn8ANwC1bP+ckkBjP0irVwNC0WIhje3z/f2dVdBRbZ9Q4d3x0DAfGeFY 5gwhoVQ3zxkiACS/ooAAfIiN3PDYSsvUo0zzB4WgWEaTzgAOVpEIkNzMvSRRzMzdEHwD d6aSxLW6jbp1EdCmAZbuPNX0dw0O4bkNm1RbFIGor/NodEQYZIrUrS+gTe0U6npi1n17 GR2FYKl9/BW27n2M2QbBL1Rrmb+FQiP4yzy9y6CD15wUGNIGfX3zqvJJPX0w4YeTlMiR BO7zjgvJ7yrJM5s6bmlMRCK2yBCgBYWmuQ6bgp9MaZETUWnOhwiHJ8VAyilBTn1oxPOa WR3g== X-Gm-Message-State: AFqh2kqyAFE5jzMS3sfdvzpGI6ZF1HDjZ5DJw7UzBkvP2WuJaxYotsso gGZZVPClhgwVpYjZw/cd2usRnA== X-Google-Smtp-Source: AMrXdXtL6B070FxeDmjmgXUmmYD5GUeOiKhiubSwfWS3V/RxStzpdDzJkmBFTL85DqJuDwnk7X++sQ== X-Received: by 2002:a62:6345:0:b0:580:cfbc:2902 with SMTP id x66-20020a626345000000b00580cfbc2902mr11541269pfb.1.1672138149477; Tue, 27 Dec 2022 02:49:09 -0800 (PST) Received: from archl-hc1b.. ([45.112.3.26]) by smtp.gmail.com with ESMTPSA id w18-20020aa79a12000000b00581816425f3sm194809pfj.112.2022.12.27.02.49.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Dec 2022 02:49:09 -0800 (PST) From: Anand Moon To: Heiko Stuebner , Rob Herring , Krzysztof Kozlowski , Richard Cochran Cc: Johan Jonker , Anand Moon , Jagan Teki , linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, netdev@vger.kernel.org Subject: [PATCHv3 linux-next 3/4] ARM: dts: rockchip: rv1126: Add GMAC node Date: Tue, 27 Dec 2022 10:48:33 +0000 Message-Id: <20221227104837.27208-3-anand@edgeble.ai> X-Mailer: git-send-email 2.39.0 In-Reply-To: <20221227104837.27208-1-anand@edgeble.ai> References: <20221227104837.27208-1-anand@edgeble.ai> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Rockchip RV1126 has GMAC 10/100/1000M ethernet controller add GMAC node for RV1126 SoC. Signed-off-by: Anand Moon Signed-off-by: Jagan Teki --- v3: drop the gmac_clkin_m0 & gmac_clkin_m1 fix clock node which are not used, Add SoB of Jagan Teki. V2: drop SoB of Jagan Teki. --- arch/arm/boot/dts/rv1126.dtsi | 49 +++++++++++++++++++++++++++++++++++ 1 file changed, 49 insertions(+) diff --git a/arch/arm/boot/dts/rv1126.dtsi b/arch/arm/boot/dts/rv1126.dtsi index 1cb43147e90b..e20fdd0d333c 100644 --- a/arch/arm/boot/dts/rv1126.dtsi +++ b/arch/arm/boot/dts/rv1126.dtsi @@ -90,6 +90,55 @@ xin24m: oscillator { #clock-cells = <0>; }; + gmac: ethernet@ffc40000 { + compatible = "rockchip,rv1126-gmac", "snps,dwmac-4.20a"; + reg = <0xffc40000 0x4000>; + interrupts = , + ; + interrupt-names = "macirq", "eth_wake_irq"; + rockchip,grf = <&grf>; + clocks = <&cru CLK_GMAC_SRC>, <&cru CLK_GMAC_TX_RX>, + <&cru CLK_GMAC_TX_RX>, <&cru CLK_GMAC_REF>, + <&cru ACLK_GMAC>, <&cru PCLK_GMAC>, + <&cru CLK_GMAC_TX_RX>, <&cru CLK_GMAC_PTPREF>; + clock-names = "stmmaceth", "mac_clk_rx", + "mac_clk_tx", "clk_mac_ref", + "aclk_mac", "pclk_mac", + "clk_mac_speed", "ptp_ref"; + resets = <&cru SRST_GMAC_A>; + reset-names = "stmmaceth"; + + snps,mixed-burst; + snps,tso; + + snps,axi-config = <&stmmac_axi_setup>; + snps,mtl-rx-config = <&mtl_rx_setup>; + snps,mtl-tx-config = <&mtl_tx_setup>; + status = "disabled"; + + mdio: mdio { + compatible = "snps,dwmac-mdio"; + #address-cells = <0x1>; + #size-cells = <0x0>; + }; + + stmmac_axi_setup: stmmac-axi-config { + snps,wr_osr_lmt = <4>; + snps,rd_osr_lmt = <8>; + snps,blen = <0 0 0 0 16 8 4>; + }; + + mtl_rx_setup: rx-queues-config { + snps,rx-queues-to-use = <1>; + queue0 {}; + }; + + mtl_tx_setup: tx-queues-config { + snps,tx-queues-to-use = <1>; + queue0 {}; + }; + }; + grf: syscon@fe000000 { compatible = "rockchip,rv1126-grf", "syscon", "simple-mfd"; reg = <0xfe000000 0x20000>;