From patchwork Fri Nov 11 15:47:41 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 624018 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 34A98C433FE for ; Fri, 11 Nov 2022 15:48:48 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234121AbiKKPsq (ORCPT ); Fri, 11 Nov 2022 10:48:46 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60180 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233981AbiKKPsi (ORCPT ); Fri, 11 Nov 2022 10:48:38 -0500 Received: from EUR02-AM0-obe.outbound.protection.outlook.com (mail-am0eur02on2086.outbound.protection.outlook.com [40.107.247.86]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 760EA7BE46; Fri, 11 Nov 2022 07:48:31 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=BfPDG72iDZnT06wVSr2VnWnRrMiUuKUfJSPhHr4ZM0DkLvvaIqNKoPcn3g/UIP9FiuznyK2dMtwYpfh7nZDovyAFMCBQ7VRWsmSacQtmIwtLG7BXKcscF7WLutaaq56NG9myfiNcNEdZ3ivMb4qDicGsCrm0AzyGtxPMyx28VR3321/KXFpK2byd2M8EPYTUGcKwNu0KcB5iYCc731k6sKz0ZvoC01u1XHMPJ+4c9EpqgcslMd5LXtZj5r3jwYKig+GafQh3wAZcLlHZIIQ5aspqQfPZUycG7Itygarzi70LhKVyP8/eCDxZljwBfFRksvTPShIrlvBRFd3enJn5qw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=qZ0WcNqBF7K1eMoPzh+//1EM6f7v0duVmRxXvfCzfXM=; b=Ji/HxX7P1rblR9+dVrGvGqCpxsvvznUMyTM7W2hei1FwvP+ghTjIPpMf+hqgMWWbOpzL1Rj9oK3/B5EZUWPflX0OaR1r3hnLmR4nxrcLm6B/zvCKCFSV52SqyXL72f2aMnMIcktYqRlIxoosXRxtbjtUtVUE/B9Ycn4DZHuXV28KPtWzI9ndXCsg4WlpK97cTbf9lNSxrOxbAf5JjCyrnhLTcaj9ExelAOdtBTlamZaCEd4zitsfkznVaveW5IQ+vVx3ZvzFdNIasYuq1wTNnZMKNIRnqauB6UAl+Jc33+4ZXlJOCRCWivYAtcF17xqNYvs46pHhGghfF8nraaJzcg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=qZ0WcNqBF7K1eMoPzh+//1EM6f7v0duVmRxXvfCzfXM=; b=flYrRYwk3MdRLhHbt6Aeaid/tnb86GuC24eYGtyv73DkK0kRQdDtu/c7fmk175utfkKqaYDsE3rnyjEWQlu+Bsk9tKUFCwBi69VYvTvBZp2UzpvKpbHK5U4SM6ERTVHknmvJgrl18v9Fw/Zlp9jVVqBYGYBYsRXMSDTTFYJNjCI= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from HE1PR0401MB2331.eurprd04.prod.outlook.com (2603:10a6:3:24::22) by DU2PR04MB8982.eurprd04.prod.outlook.com (2603:10a6:10:2e1::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5813.13; Fri, 11 Nov 2022 15:48:28 +0000 Received: from HE1PR0401MB2331.eurprd04.prod.outlook.com ([fe80::a405:3557:91bc:9230]) by HE1PR0401MB2331.eurprd04.prod.outlook.com ([fe80::a405:3557:91bc:9230%12]) with mapi id 15.20.5813.013; Fri, 11 Nov 2022 15:48:28 +0000 From: Frank Li To: shawnguo@kernel.org Cc: Frank.Li@nxp.com, aisheng.dong@nxp.com, devicetree@vger.kernel.org, festevam@gmail.com, han.xu@nxp.com, imx@lists.linux.dev, kernel@pengutronix.de, krzysztof.kozlowski+dt@linaro.org, linux-arm-kernel@lists.infradead.org, linux-imx@nxp.com, linux-kernel@vger.kernel.org, peng.fan@nxp.com, robh+dt@kernel.org, s.hauer@pengutronix.de, shenwei.wang@nxp.com Subject: [PATCH v2 5/6] arm64: dts: imx8dxl: add lpspi support Date: Fri, 11 Nov 2022 10:47:41 -0500 Message-Id: <20221111154742.2753318-6-Frank.Li@nxp.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221111154742.2753318-1-Frank.Li@nxp.com> References: <20221111154742.2753318-1-Frank.Li@nxp.com> X-ClientProxiedBy: BYAPR05CA0046.namprd05.prod.outlook.com (2603:10b6:a03:74::23) To HE1PR0401MB2331.eurprd04.prod.outlook.com (2603:10a6:3:24::22) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: HE1PR0401MB2331:EE_|DU2PR04MB8982:EE_ X-MS-Office365-Filtering-Correlation-Id: 7c294279-ced2-434d-2dcb-08dac3fc2d4f X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: Dj1UVcggMF+49hXtc21DbxgUyY/U++LTZJNACbzKZm0VLKcAiodIh424js9BMyyjkjJJsjiFJXEcQW2hc2Rq6HS7vji/eL6zEQKKH9RPGaGtmY/vvXThmG9+UKxUhACE5zHjnXo5hOPH4EXBLeMkYFlsoLdTK77el4Sa2AGPDODveNioPY41oTacz/8NA1Qqclbt2osU3279n2OEXzcL9bqpRrdBsQqNEYq29tdnvGe8FKjl7ZIG9S3K8MzsmZqgw+m47oDYouujdyfeO00eRkvvIiempxgTXSvHS/J7gQ/lXV5kIRDzYvYotpgXKe9RzyIelZUGUT2G47bmii6l0Wi9MfhcMvve0kmnZhiKsnWgXAqFMTFY/ChoNTb+KCPFQPMOzmELfAinmxUWtQ2l++lepvQDp2VH0XLBsuoDoCmowLvcWBQCtJGBK9U4Y1VXrIAqc8YDGtK0cEDwTuZFlFlSlJPUykvHiS2spVdH8MykIWNJv3PywvFFeCAJSFGMhUDMwsf+n/Hn3sHQiUYpEHffDH01U5w8ebRK34LVscMdEPg375wk9cDCvKOP5arSHZqMvRiOt1OfqYh3r/Z7ZnVP5tSx5NxdG2Fr631BQGg49NvNXDBN4+GOCz2RE6j0dprZimjpFwvr9huSG9s+g+2w6I0gKqbsb918wc5Se7w5Hmz16SoTq/lwIcX+Omo6FdLpwriMkKBNVne5/2xLm7De4pM5m7U4UtkWeEQPeaEEKOMyJ6tHXCXSoRXhsvhnxnt3aEKyidZJ3OKEvQMlsTwLqjkBc1fT/JApMC7LzU4= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:HE1PR0401MB2331.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230022)(4636009)(376002)(396003)(366004)(39860400002)(136003)(346002)(451199015)(8936002)(86362001)(7416002)(5660300002)(36756003)(316002)(66556008)(66476007)(41300700001)(38350700002)(66946007)(38100700002)(4326008)(8676002)(83380400001)(1076003)(186003)(6916009)(6486002)(478600001)(26005)(2616005)(6506007)(6666004)(6512007)(52116002)(2906002)(32563001); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: uANyFERNxROnEDzubZmw2V2eyi9JbOAq3BRXCf2P6xe3u+P6cYHNKK4jHB2yQg2C4ZfsvpvAgCNE9kBO5QpsNyqFYkDzdjyZ9B8YqKTB4idELlBBduavRzdkzFEyMugUaizCwMhIIUiq6GR/E9niMBsVFA9OeZRh7JiwUOrK9WgV/HTK5BXxnsarfmQGAgH3c0+iafWd5cWnnceyGw9xS+f72IR9wlNfMI9wyOk5tXFbtDhgZXWONrx91Bz1uUNjuTDiVuy8xUuXiKuSGZGzfe1OwdaPJtPrpoYEHIzEziggcqbLnXO4ZUQWxWoIfzLMujyBumWXPToyRMszvQ2wDp1wNfWz9HAPSSA4aAsWCP/X+fmu23yfzpJUfSs96hd4ocs+9J3hmdPgwuxOVlbvJxZKY/f/R5HwWjh1T7LvJ0UI/nJL4DpamlL/tQ+CsgGta4QNft8ZjcaM+d6Em1ExAABC73NKd0peN0tbg+5oN2DtlOomJvqwWB9Ge3bQVCGBotn8rKKcaQzbCkYUqq7Mmnvs6EqFDMJ9eT43lqPSZDBrcC3doyMkaECgnXJAZR821Bz1HX8F4dvHuo1diL7VVLjcofML2TwWaHsDKU8xsoSHBqfwrUiglKrUxjsTsAubCxrxLoF7+/gyKbuPcFF/3bAh3w6/YsqQvqleLLr29MkhN0M2HxtadKaWZwa2v99QZD2VsVFiJe0eazYGTsWDT3Nx7r/gpwv/Ta4SRQEytVNZI0kduoc8CQWNGDwi8D1O5ivMEwi6gBXLZfa27ZcDZ+uBY6+L3EuCqiumUPPMQhy8FxiUC28VP2X84yoTBn6W3+YPfLFeqjnmp8ziIxRk5cwKhIFG5pMKGpf6/d6L8OpI6M5CZXb5ZHecOBQU+rZnGQzW2rWZehs8k8bcg4XpeRiPzdvYpGXEUz8Fzk+25PqQ+yX4jnI/Xgte1s7vb9xLshopmK8qHSV4NrKTdz29JbeJdOevmF5LVNpnEZlSM6ZsMfRkbcnqWxQ+2bRDme0WOPV+gUeeCUpDM8EihQD6RYvv0zCAeE9vC7NHgvV54h36K4xR1R5GU4R3lgx92zu3ggyMlLR9QOwzAKhtfakz5lSMUZW0T1U7T7uBKtAjIMw+aHWaCd+cIn2QNMvMCYHlor7NvR66P/rmZ71bAG51PQo1qMh0xDhEHiLvS7610tyOxqlbsd4PtK7gb6HP+CP10Is5G1YTXaEnOerZVeVBKQKLwJzQwrtwzjqpvYk8jYrNaphcQYeRaNM0LXBjOy2zEGUu++5VeB97WtwIY23YdvoRDIRFVt3XGb+Tq0tQ2nKDRe3/+iw4xmo8y1Qagwi5BI9eCPTFqH+RLWTuI+KaDbQS/eEYtyiS+mbkxQa7xvVzpLa8mKPC1N5zXfgvtBMr5mY8Yh1j/i0bY2Rc0mqe29THASH3ypY6F7LRA00bih/2nGmSIa1NTdIw911Vw1CFTT+AS4mExfoFtrsx+bdrOWwNCVwBfe92cftXGKUUooAbAJqRBhCyoD0WfR8mItYeDfc5+P9ho8BmBKpTiVR/wp66pTXbULTLMOBb8do7he8= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 7c294279-ced2-434d-2dcb-08dac3fc2d4f X-MS-Exchange-CrossTenant-AuthSource: HE1PR0401MB2331.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Nov 2022 15:48:28.7716 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: icNOaP39qoKURtDNUsCa5Gfi2S5kgaBi5e4ESYG7GTcmIWwUWXrH6wpGwRfkoaCNy76WLqPlls12DIAHfiFvRg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU2PR04MB8982 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add lpspi0 lpspi1 lpspi2 lpspi3 node at common dma subsystem. Change irq number for 8dxl. Signed-off-by: Frank Li --- .../arm64/boot/dts/freescale/imx8-ss-dma.dtsi | 112 ++++++++++++++++++ .../boot/dts/freescale/imx8dxl-ss-adma.dtsi | 16 +++ 2 files changed, 128 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi index bdbb660c2682..a943a1e2797f 100644 --- a/arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi @@ -20,6 +20,70 @@ dma_ipg_clk: clock-dma-ipg { clock-output-names = "dma_ipg_clk"; }; + lpspi0: spi@5a000000 { + compatible = "fsl,imx7ulp-spi"; + reg = <0x5a000000 0x10000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + interrupt-parent = <&gic>; + clocks = <&spi0_lpcg 0>, + <&spi0_lpcg 1>; + clock-names = "per", "ipg"; + assigned-clocks = <&clk IMX_SC_R_SPI_0 IMX_SC_PM_CLK_PER>; + assigned-clock-rates = <20000000>; + power-domains = <&pd IMX_SC_R_SPI_0>; + status = "disabled"; + }; + + lpspi1: spi@5a010000 { + compatible = "fsl,imx7ulp-spi"; + reg = <0x5a010000 0x10000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + interrupt-parent = <&gic>; + clocks = <&spi1_lpcg 0>, + <&spi1_lpcg 1>; + clock-names = "per", "ipg"; + assigned-clocks = <&clk IMX_SC_R_SPI_1 IMX_SC_PM_CLK_PER>; + assigned-clock-rates = <60000000>; + power-domains = <&pd IMX_SC_R_SPI_1>; + status = "disabled"; + }; + + lpspi2: spi@5a020000 { + compatible = "fsl,imx7ulp-spi"; + reg = <0x5a020000 0x10000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + interrupt-parent = <&gic>; + clocks = <&spi2_lpcg 0>, + <&spi2_lpcg 1>; + clock-names = "per", "ipg"; + assigned-clocks = <&clk IMX_SC_R_SPI_2 IMX_SC_PM_CLK_PER>; + assigned-clock-rates = <60000000>; + power-domains = <&pd IMX_SC_R_SPI_2>; + status = "disabled"; + }; + + lpspi3: spi@5a030000 { + compatible = "fsl,imx7ulp-spi"; + reg = <0x5a030000 0x10000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + interrupt-parent = <&gic>; + clocks = <&spi3_lpcg 0>, + <&spi3_lpcg 1>; + clock-names = "per", "ipg"; + assigned-clocks = <&clk IMX_SC_R_SPI_3 IMX_SC_PM_CLK_PER>; + assigned-clock-rates = <60000000>; + power-domains = <&pd IMX_SC_R_SPI_3>; + status = "disabled"; + }; + lpuart0: serial@5a060000 { reg = <0x5a060000 0x1000>; interrupts = ; @@ -60,6 +124,54 @@ lpuart3: serial@5a090000 { status = "disabled"; }; + spi0_lpcg: clock-controller@5a400000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5a400000 0x10000>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_SPI_0 IMX_SC_PM_CLK_PER>, + <&dma_ipg_clk>; + clock-indices = , ; + clock-output-names = "spi0_lpcg_clk", + "spi0_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_SPI_0>; + }; + + spi1_lpcg: clock-controller@5a410000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5a410000 0x10000>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_SPI_1 IMX_SC_PM_CLK_PER>, + <&dma_ipg_clk>; + clock-indices = , ; + clock-output-names = "spi1_lpcg_clk", + "spi1_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_SPI_1>; + }; + + spi2_lpcg: clock-controller@5a420000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5a420000 0x10000>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_SPI_2 IMX_SC_PM_CLK_PER>, + <&dma_ipg_clk>; + clock-indices = , ; + clock-output-names = "spi2_lpcg_clk", + "spi2_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_SPI_2>; + }; + + spi3_lpcg: clock-controller@5a430000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5a430000 0x10000>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_SPI_3 IMX_SC_PM_CLK_PER>, + <&dma_ipg_clk>; + clock-indices = , ; + clock-output-names = "spi3_lpcg_clk", + "spi3_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_SPI_3>; + }; + uart0_lpcg: clock-controller@5a460000 { compatible = "fsl,imx8qxp-lpcg"; reg = <0x5a460000 0x10000>; diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi index ac3362e32811..6881330ab4c6 100644 --- a/arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi @@ -54,3 +54,19 @@ &lpuart3 { compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart"; interrupts = ; }; + +&lpspi0 { + interrupts = ; +}; + +&lpspi1 { + interrupts = ; +}; + +&lpspi2 { + interrupts = ; +}; + +&lpspi3 { + interrupts = ; +};