From patchwork Mon Sep 12 06:17:41 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 605103 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 25CDFECAAA1 for ; Mon, 12 Sep 2022 06:20:25 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230016AbiILGUX (ORCPT ); Mon, 12 Sep 2022 02:20:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50488 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230017AbiILGT0 (ORCPT ); Mon, 12 Sep 2022 02:19:26 -0400 Received: from mail-lj1-x231.google.com (mail-lj1-x231.google.com [IPv6:2a00:1450:4864:20::231]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 318E729CB2 for ; Sun, 11 Sep 2022 23:18:43 -0700 (PDT) Received: by mail-lj1-x231.google.com with SMTP id by6so9299676ljb.11 for ; Sun, 11 Sep 2022 23:18:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date; bh=GgI6sNuIiEld/+iiG14XAnJiIn6TNY0eqR/C3vJoJeY=; b=AZ2/CXMfG94NpKqvmvATbBdh/wh7IGSp/kCNkPmjDqn80oOyEquISBToVUWiKXE/Ak +XdNQSxmSGqe6CZOC+DNfOpgy0wNgLWKmMpluF0ZYQDV+RWoUIgbeVco9uY7YSKamjUY jSUa3W+AmX+vcLr8ElbE7gribHE+ixq4SrK6wJQOigGt3WAS9daXUSINGVolZgT3JWgv nAjkx5nmWIvYBRRKTCiyZjljBm+gso5dKp38A4EWLxkjuFnpErRliqs4BjuzSFEp84T9 LUTBGDbyPcIvv1mCZhS04lAHeUI3ODv9nNe/JA6gOqiTvS7VAlV8RRbgNqIhIS1u2WtT fN9w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date; bh=GgI6sNuIiEld/+iiG14XAnJiIn6TNY0eqR/C3vJoJeY=; b=vLX9se4lKRoNTkvAZ+YNg+fTExaeTMbboCbNqakRxNaKwWsYMHMhNPh4FZJh5L9+dt c6MAC55JuDnhRmd6hsC0RestRULiaN7eHlXE6K10UvioaBqkcIIri0VngATjgy5ptTcw noyu2N07GS2EdILideHutgFD5r9JIkRH0O41YbtU0bV75EJXo6VhryaZtIu9D0Xx4I+g bUnakD8EJolgWbVQ87WVq7jSwcJc/bevNdWjg+CVRvjUwPfOIbdPGGAbTJUSiyY5bskx X/rfBv99bfC8rZ4as69H1bkjRA5g0shI5znzRZIz9tvTAYSOIcyZ3zlHHptTayo1AXe/ GfQA== X-Gm-Message-State: ACgBeo18pSpFtox4TQDuInsb/Xq63NuPpODrnXEhyq7PfXWO6UEWwYR5 KO1HFgKD1Io/sM7czuyLYfQt5g== X-Google-Smtp-Source: AA6agR4YgAvA7zMoENGzSneI75XAZYBTj1RKbWWcfo+LgroyLfiscFA2+fHOpW9UFcMiRO5yEGzBRg== X-Received: by 2002:a2e:a587:0:b0:25f:e6ac:c287 with SMTP id m7-20020a2ea587000000b0025fe6acc287mr7087767ljp.416.1662963522651; Sun, 11 Sep 2022 23:18:42 -0700 (PDT) Received: from krzk-bin.. (78-11-189-27.static.ip.netia.com.pl. [78.11.189.27]) by smtp.gmail.com with ESMTPSA id t19-20020ac24c13000000b004996fbfd75esm876805lfq.71.2022.09.11.23.18.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 11 Sep 2022 23:18:42 -0700 (PDT) From: Krzysztof Kozlowski To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Iskren Chernev , Martin Botka , Vinod Koul , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH v2 35/40] arm64: dts: qcom: sm6350: align TLMM pin configuration with DT schema Date: Mon, 12 Sep 2022 08:17:41 +0200 Message-Id: <20220912061746.6311-36-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220912061746.6311-1-krzysztof.kozlowski@linaro.org> References: <20220912061746.6311-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org DT schema expects TLMM pin configuration nodes to be named with '-state' suffix and their optional children with '-pins' suffix. Signed-off-by: Krzysztof Kozlowski --- arch/arm64/boot/dts/qcom/sm6350.dtsi | 14 +++++++------- 1 file changed, 7 insertions(+), 7 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm6350.dtsi b/arch/arm64/boot/dts/qcom/sm6350.dtsi index d882c29d53aa..c39de7d3ace0 100644 --- a/arch/arm64/boot/dts/qcom/sm6350.dtsi +++ b/arch/arm64/boot/dts/qcom/sm6350.dtsi @@ -1314,49 +1314,49 @@ tlmm: pinctrl@f100000 { #interrupt-cells = <2>; gpio-ranges = <&tlmm 0 0 157>; - qup_uart9_default: qup-uart9-default { + qup_uart9_default: qup-uart9-default-state { pins = "gpio25", "gpio26"; function = "qup13_f2"; drive-strength = <2>; bias-disable; }; - qup_i2c0_default: qup-i2c0-default { + qup_i2c0_default: qup-i2c0-default-state { pins = "gpio0", "gpio1"; function = "qup00"; drive-strength = <2>; bias-pull-up; }; - qup_i2c2_default: qup-i2c2-default { + qup_i2c2_default: qup-i2c2-default-state { pins = "gpio45", "gpio46"; function = "qup02"; drive-strength = <2>; bias-pull-up; }; - qup_i2c6_default: qup-i2c6-default { + qup_i2c6_default: qup-i2c6-default-state { pins = "gpio13", "gpio14"; function = "qup10"; drive-strength = <2>; bias-pull-up; }; - qup_i2c7_default: qup-i2c7-default { + qup_i2c7_default: qup-i2c7-default-state { pins = "gpio27", "gpio28"; function = "qup11"; drive-strength = <2>; bias-pull-up; }; - qup_i2c8_default: qup-i2c8-default { + qup_i2c8_default: qup-i2c8-default-state { pins = "gpio19", "gpio20"; function = "qup12"; drive-strength = <2>; bias-pull-up; }; - qup_i2c10_default: qup-i2c10-default { + qup_i2c10_default: qup-i2c10-default-state { pins = "gpio4", "gpio5"; function = "qup14"; drive-strength = <2>;