From patchwork Wed Jun 8 18:04:36 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: William Zhang X-Patchwork-Id: 579941 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id E4D7AC43334 for ; Wed, 8 Jun 2022 18:05:26 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233950AbiFHSFY (ORCPT ); Wed, 8 Jun 2022 14:05:24 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46318 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231362AbiFHSFV (ORCPT ); Wed, 8 Jun 2022 14:05:21 -0400 Received: from mail-pj1-x102e.google.com (mail-pj1-x102e.google.com [IPv6:2607:f8b0:4864:20::102e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 43F21229399 for ; Wed, 8 Jun 2022 11:05:20 -0700 (PDT) Received: by mail-pj1-x102e.google.com with SMTP id 3-20020a17090a174300b001e426a02ac5so21392677pjm.2 for ; Wed, 08 Jun 2022 11:05:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=broadcom.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version; bh=7iQtNqjaHUWQYMfaZIzJdMiPbOtzILV3LkgTlDj5Mag=; b=AIbRxNfGYwiRT4wE83/no8dnbHPXIXSI6TJMSugD9xd8Y0itUCTjkRkDBCEVP7zn4b YyZ+s+95gcKzaKJyKSb3KI0Mkzj/QAk9b+k6RbyORKLkAZ6Mq2yCbxR0DGXBDX53zqK/ sC1lDRPDHqLDz5skO6L/TGW2TAyo2BCgVFSxg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version; bh=7iQtNqjaHUWQYMfaZIzJdMiPbOtzILV3LkgTlDj5Mag=; b=jMguTpUot00wYJzy0SkoTbSaqxKrp2+TTk8ST77unD1BxO8CvrLqk4jfLS9f+9Hfr3 ltrPmkmmEAJdold56sLKOHbEgmdLvzhTPiuOY/gJOV7F0JIEbGClpacTBMrkLTbwsntg jER87ZEkUI1PzQOeXL7Nz0YHDV0ZuKn/iIENbjEcLFP+DhF6Bnw7Y9xGCQe/9eJEKKeO 1SiR8lgaIN+I874Pzzpn2ldiVPoxT/BNDFKWe6VZw5yYcpZr1+z+8hdHQO9Pm9joWCyY 8HFsT0wZCDs7Hpflnjwi1rWbmLnO4svIalyMfSP6SuXM+IgAeIP0JPrzoa+crcm0Eyia VMMg== X-Gm-Message-State: AOAM533QG1sJyq1s5sbgxwH/A58HiKT8S8fivrVn8k+KWxnd2tNte3kP VgReXlZG114VaTLDIU62tfAISw== X-Google-Smtp-Source: ABdhPJxBmUUaKIpTOGzict4ExV+nDYENmdjWM4NVB6CmAHxf3emJhZEGYS/9QpQxEFxKML0TMrM7lg== X-Received: by 2002:a17:902:da8d:b0:165:7c1b:6803 with SMTP id j13-20020a170902da8d00b001657c1b6803mr35199763plx.157.1654711519677; Wed, 08 Jun 2022 11:05:19 -0700 (PDT) Received: from T3500-3.dhcp.broadcom.net ([192.19.223.252]) by smtp.gmail.com with ESMTPSA id m6-20020a62a206000000b0051c505e1703sm2338903pff.86.2022.06.08.11.05.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Jun 2022 11:05:19 -0700 (PDT) From: William Zhang To: Linux ARM List Cc: samyon.furman@broadcom.com, Broadcom Kernel List , dan.beygelman@broadcom.com, tomer.yacoby@broadcom.com, philippe.reynes@softathome.com, kursad.oney@broadcom.com, f.fainelli@gmail.com, anand.gore@broadcom.com, joel.peshkin@broadcom.com, William Zhang , Krzysztof Kozlowski , Rob Herring , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 2/3] arm64: dts: Add DTS files for bcmbca SoC BCM6856 Date: Wed, 8 Jun 2022 11:04:36 -0700 Message-Id: <20220608180437.31971-3-william.zhang@broadcom.com> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20220608180437.31971-1-william.zhang@broadcom.com> References: <20220608180437.31971-1-william.zhang@broadcom.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add DTS for ARMv8 based broadband SoC BCM6856. bcm6856.dtsi is the SoC description DTS header and bcm96856.dts is a simple DTS file for Broadcom BCM96956 Reference board that only enable the UART port. Signed-off-by: William Zhang --- arch/arm64/boot/dts/broadcom/bcmbca/Makefile | 3 +- .../boot/dts/broadcom/bcmbca/bcm6856.dtsi | 103 ++++++++++++++++++ .../boot/dts/broadcom/bcmbca/bcm96856.dts | 30 +++++ 3 files changed, 135 insertions(+), 1 deletion(-) create mode 100644 arch/arm64/boot/dts/broadcom/bcmbca/bcm6856.dtsi create mode 100644 arch/arm64/boot/dts/broadcom/bcmbca/bcm96856.dts diff --git a/arch/arm64/boot/dts/broadcom/bcmbca/Makefile b/arch/arm64/boot/dts/broadcom/bcmbca/Makefile index 427299b8e63f..cee920bea124 100644 --- a/arch/arm64/boot/dts/broadcom/bcmbca/Makefile +++ b/arch/arm64/boot/dts/broadcom/bcmbca/Makefile @@ -2,4 +2,5 @@ dtb-$(CONFIG_ARCH_BCMBCA) += bcm963158.dtb \ bcm96858.dtb \ bcm94912.dtb \ - bcm963146.dtb + bcm963146.dtb \ + bcm96856.dtb diff --git a/arch/arm64/boot/dts/broadcom/bcmbca/bcm6856.dtsi b/arch/arm64/boot/dts/broadcom/bcmbca/bcm6856.dtsi new file mode 100644 index 000000000000..0bce6497219f --- /dev/null +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm6856.dtsi @@ -0,0 +1,103 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2022 Broadcom Ltd. + */ + +#include +#include + +/ { + compatible = "brcm,bcm6856", "brcm,bcmbca"; + #address-cells = <2>; + #size-cells = <2>; + + interrupt-parent = <&gic>; + + cpus { + #address-cells = <2>; + #size-cells = <0>; + + B53_0: cpu@0 { + compatible = "brcm,brahma-b53"; + device_type = "cpu"; + reg = <0x0 0x0>; + next-level-cache = <&L2_0>; + enable-method = "psci"; + }; + + B53_1: cpu@1 { + compatible = "brcm,brahma-b53"; + device_type = "cpu"; + reg = <0x0 0x1>; + next-level-cache = <&L2_0>; + enable-method = "psci"; + }; + + L2_0: l2-cache0 { + compatible = "cache"; + }; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts = , + , + , + ; + }; + + pmu: pmu { + compatible = "arm,cortex-a53-pmu"; + interrupts = , + ; + interrupt-affinity = <&B53_0>, <&B53_1>; + }; + + clocks: clocks { + periph_clk:periph-clk { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <200000000>; + }; + }; + + psci { + compatible = "arm,psci-0.2"; + method = "smc"; + }; + + axi@81000000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x0 0x81000000 0x8000>; + + gic: interrupt-controller@1000 { + compatible = "arm,gic-400"; + #interrupt-cells = <3>; + interrupt-controller; + reg = <0x1000 0x1000>, /* GICD */ + <0x2000 0x2000>, /* GICC */ + <0x4000 0x2000>, /* GICH */ + <0x6000 0x2000>; /* GICV */ + interrupts = ; + }; + }; + + bus@ff800000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x0 0xff800000 0x800000>; + + uart0: serial@640 { + compatible = "brcm,bcm6345-uart"; + reg = <0x640 0x18>; + interrupts = ; + clocks = <&periph_clk>; + clock-names = "refclk"; + status = "disabled"; + }; + }; +}; diff --git a/arch/arm64/boot/dts/broadcom/bcmbca/bcm96856.dts b/arch/arm64/boot/dts/broadcom/bcmbca/bcm96856.dts new file mode 100644 index 000000000000..032aeb75c983 --- /dev/null +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm96856.dts @@ -0,0 +1,30 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2022 Broadcom Ltd. + */ + +/dts-v1/; + +#include "bcm6856.dtsi" + +/ { + model = "Broadcom BCM96856 Reference Board"; + compatible = "brcm,bcm96856", "brcm,bcm6856", "brcm,bcmbca"; + + aliases { + serial0 = &uart0; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; + + memory@0 { + device_type = "memory"; + reg = <0x0 0x0 0x0 0x08000000>; + }; +}; + +&uart0 { + status = "okay"; +};