From patchwork Mon Apr 25 14:04:35 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 565865 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7CAFCC433EF for ; Mon, 25 Apr 2022 14:04:51 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230029AbiDYOHv (ORCPT ); Mon, 25 Apr 2022 10:07:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35042 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242360AbiDYOHt (ORCPT ); Mon, 25 Apr 2022 10:07:49 -0400 Received: from mail-ed1-x531.google.com (mail-ed1-x531.google.com [IPv6:2a00:1450:4864:20::531]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5CF8BB82C9 for ; Mon, 25 Apr 2022 07:04:45 -0700 (PDT) Received: by mail-ed1-x531.google.com with SMTP id z19so5282576edx.9 for ; Mon, 25 Apr 2022 07:04:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=A/KjYfxWY6dO26Q/Gz+eZoR2t9LGmKY4e8SrCiDCtaw=; b=qoct3X/M96zwh5rBzwzAzpVicsmVVPwtHu1jI+7dbJcKQTYvl1zG/c4Hec0mNj2VBy AuM5tT36C0XiFizxUMpVWsmMw+06MZHLkQLez8dKeF1PlYpyUQysLBPGXGFIddlaFPaM O8PNjbcUBUygXEYh88H+WcRiEtP4jAsPkuB29I4DpCIwCdXMS6WW1fMmqXxH6lUrUR3y F0z3iHqwGUyxyRnrH2sMG0ImODkYqGc+uHeng4+RSUvjbPPL0f5qw3uutRoklRAHFHr3 8qkoX2UeEyY2A+2tFlzdwVGcXMnQYu1jVZKMYqyyagoK5c7O3565R0kRc6ipV9OsTvss jflg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=A/KjYfxWY6dO26Q/Gz+eZoR2t9LGmKY4e8SrCiDCtaw=; b=C1hJhgJoBWGNpCm7XOp/JOHc42aEDzgXWAc5H4UTWoVzoAu0ymEUh+dI9IzAaTnLo4 9+xxL6zUeMK0W93jmvEoXu95ys4jYqACuoqA22S3VJKg9UtRk24x7rR+EnIWB3veCFJs d63exUIcXq16e6u+7nmZiBPVGDRiu39K/LHNJsAkUfaXTdQa0a6qgylpeXpAG5GmCM6r Daxfc6PPrFjBPUs4zdNnL+V1tPgKcelpRSpeUiWJnnjISHqIhB32ZYni9qZbLCJ2dTiF O/ZJwvwFTQ7XSokqVbMzXPsvMlxf+d0ccQLF6T8tFqMXZgSaBmE6Gt4Lluq8q4MrpJpv fvUQ== X-Gm-Message-State: AOAM5317ZtG/VJamlfs6do0kvywKOgz6adIDKagk6gIkm/AeQG9UqqWL MZdncRvIsl5o9ZQCeKCfa72DaA== X-Google-Smtp-Source: ABdhPJykCgU1o5E3oYd27kWf/cilZ8TlR93/84M5TvIIClDxB48S9+chsPS5lEeoQ7jZ0QFZ4XMLgw== X-Received: by 2002:a50:c31e:0:b0:425:e127:2901 with SMTP id a30-20020a50c31e000000b00425e1272901mr7328570edb.134.1650895483991; Mon, 25 Apr 2022 07:04:43 -0700 (PDT) Received: from localhost.localdomain (xdsl-188-155-176-92.adslplus.ch. [188.155.176.92]) by smtp.gmail.com with ESMTPSA id l20-20020a1709062a9400b006ce71a88bf5sm3663554eje.183.2022.04.25.07.04.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Apr 2022 07:04:43 -0700 (PDT) From: Krzysztof Kozlowski To: Rob Herring , Krzysztof Kozlowski , Maxime Coquelin , Alexandre Torgue , devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Oleksij Rempel , Krzysztof Kozlowski Subject: [PATCH 1/2] dt-bindings: arm: stm32: narrow DH STM32MP1 SoM boards Date: Mon, 25 Apr 2022 16:04:35 +0200 Message-Id: <20220425140436.332467-1-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.32.0 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org The bindings for DH STM32MP1 SoM boards allows invalid combinations, e.g. st,stm32mp153 SoC on a dh,stm32mp157c-dhcom-som SoM. Split the enums to properly match valid setups. Signed-off-by: Krzysztof Kozlowski Acked-by: Rob Herring --- .../devicetree/bindings/arm/stm32/stm32.yaml | 37 +++++++++++-------- 1 file changed, 22 insertions(+), 15 deletions(-) diff --git a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml index fa0a1b84122e..2f83f2760e6a 100644 --- a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml +++ b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml @@ -14,21 +14,6 @@ properties: const: "/" compatible: oneOf: - - description: DH STM32MP1 SoM based Boards - items: - - enum: - - arrow,stm32mp157a-avenger96 # Avenger96 - - dh,stm32mp153c-dhcom-drc02 - - dh,stm32mp157c-dhcom-pdk2 - - dh,stm32mp157c-dhcom-picoitx - - enum: - - dh,stm32mp153c-dhcom-som - - dh,stm32mp157a-dhcor-som - - dh,stm32mp157c-dhcom-som - - enum: - - st,stm32mp153 - - st,stm32mp157 - - description: emtrion STM32MP1 Argon based Boards items: - const: emtrion,stm32mp157c-emsbc-argon @@ -65,6 +50,13 @@ properties: - enum: - st,stm32mp135f-dk - const: st,stm32mp135 + + - description: DH STM32MP153 SoM based Boards + items: + - const: dh,stm32mp153c-dhcom-drc02 + - const: dh,stm32mp153c-dhcom-som + - const: st,stm32mp153 + - items: - enum: - shiratech,stm32mp157a-iot-box # IoT Box @@ -79,6 +71,21 @@ properties: - const: st,stm32mp157c-ed1 - const: st,stm32mp157 + - description: DH STM32MP1 SoM based Boards + items: + - enum: + - arrow,stm32mp157a-avenger96 # Avenger96 + - const: dh,stm32mp157a-dhcor-som + - const: st,stm32mp157 + + - description: DH STM32MP1 SoM based Boards + items: + - enum: + - dh,stm32mp157c-dhcom-pdk2 + - dh,stm32mp157c-dhcom-picoitx + - const: dh,stm32mp157c-dhcom-som + - const: st,stm32mp157 + - description: Engicam i.Core STM32MP1 SoM based Boards items: - enum: