From patchwork Thu Jul 8 12:06:54 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Thara Gopinath X-Patchwork-Id: 471220 Delivered-To: patch@linaro.org Received: by 2002:a02:c94a:0:0:0:0:0 with SMTP id u10csp215445jao; Thu, 8 Jul 2021 05:07:08 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxuCxYyViV2LLyGpn73imlL+8KquiJhNvhLVewqKOVpNxnlAeaH1bYjk1J94h1j5SbAucqQ X-Received: by 2002:a92:b00d:: with SMTP id x13mr23483880ilh.181.1625746028825; Thu, 08 Jul 2021 05:07:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1625746028; cv=none; d=google.com; s=arc-20160816; b=C0ipR2j/j2z4JiLRfkgAFQbkyVPd2EyQj/4jReo5RxK3MIG7BeQHjDnFIKz8DIUJ6a PUNK0tRX4jhnQ4z54K8affeCuLHzP6NK9zm8LrLiom+TwOJpEpx0RyNX6pOU4g8t8w46 NbNYVrBl12Y+WTKHO3bPVN6d9CIfi3XroDF9C1WcmewjD9PR7ev6U/qCVK3bbgJF8p4Z nnztPVNwRZUNnVV8GzHMXfBOGIN3FaJ2ri6h3irUhTwZZlPrWR3M5afQi3WRzYSkDz6q 7eYGhOzUKo2Feh35k0a5iyneiKwt7fdr+r4KVoA9ZORHa/TRd/LESQFUoFOJoXG5vzaA hsSA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=rZoZEqyfgIdTo8A7XW1CRS+nO4NmaGJyQkY5P5vIXU0=; b=RcnrcB05x4vBSEqmeQicvwTzykKu0zHlFd0qDrL58xZVK0WPlCYSrCYPBpYDTyLMHu 6PGnr0jfjYDVZFN2ghLjRlRJivHmHCle28mBT+85j5mp75lNMnUvqCHTCyfUlX9JAtZd tdstNq0UxnlNPyxWCDLnTrfAlBMhzAx7LRiA4PZzjO3atW/+nkGIbCvtuqIyjVFHX8Nk Ng8uG0caqxRIxdroTpuOq5vIaOTGahIqf1JTnZM+xkK4NqhlZUsQJqc24XB5Mp8exIZw VaIccmOjZgiSv8Vz8Tdrcfe7aD/3DK+SGKuKDtvrKiilPKPl7YqZwPOg7fdIN1N0cLCD 7s1g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=mkU9sDTG; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z16si2160661ilo.50.2021.07.08.05.07.08; Thu, 08 Jul 2021 05:07:08 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=mkU9sDTG; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231776AbhGHMJp (ORCPT + 7 others); Thu, 8 Jul 2021 08:09:45 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45206 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231768AbhGHMJp (ORCPT ); Thu, 8 Jul 2021 08:09:45 -0400 Received: from mail-qt1-x831.google.com (mail-qt1-x831.google.com [IPv6:2607:f8b0:4864:20::831]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8EA16C061764 for ; Thu, 8 Jul 2021 05:07:02 -0700 (PDT) Received: by mail-qt1-x831.google.com with SMTP id g8so4596663qth.10 for ; Thu, 08 Jul 2021 05:07:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=rZoZEqyfgIdTo8A7XW1CRS+nO4NmaGJyQkY5P5vIXU0=; b=mkU9sDTGZHmmBoAwf0kVKy6TGoZrKU+zFlMb8EdmHDslxRaS/5a2VUHjfRFdmPvqX/ uqaxN3kzlMwZ10UgEyUhf1q3xKvK6lZAYs959m/HlERaY7J+0gWmscao+l+vgI+HB8c7 cAfHLMGO0OSFWaosSFaktckHVZXZdrlYbIq4bepTyffFCas2qxWcOm5mWWcslbROKXZm lIWiROvDwiiOdC+BXtWc5HK0D/41pkcKVXipK69q3oEM8iZZbZRD26J82dxCKF0HXLCB sUaM+QlldnxDCMnV/g3dv/XnPbFRHJLESCM/66lMG1Fbcdl0fjNEaIxJPaILObcWXFT1 kWzw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=rZoZEqyfgIdTo8A7XW1CRS+nO4NmaGJyQkY5P5vIXU0=; b=UCILTZ9t6guTANadMT2XEHEF2mV8hWLftGmCX09Dxsb0LRVB13A3oFjcTvAuYCJcOx vW7AqPQHqXz7mC+XKvFbHknqbaYpNelk2o5AScZHYVPvJfQH37GGbEyHXyT5Z8NsLoBm FVbpQ4MZHqZYl/tmAKRpq+hgMRywKSvpOmo5GFQtM5JihR1av2si3luOUB1PrPbRHmo8 0iwZ4tsCJRhKBts8V7fjsnbUcq2mEbNzoLROYbSXxFtQPc5Zb2ZLmm8DeX1xN4xNWlJM OFzR6RItaIZlP+oxF5AbRGb5FS/uohNesD63Q6aIdleM7VB18p+ZnDOka7OVhijSO0AD 9B+A== X-Gm-Message-State: AOAM531ulYNEiwS++tHcRmTplmeML8RW8DXN+UrZeO+lDsN8oPxVh8qb qBjSYQn8xG7NY5vGyzIzQE/z3g== X-Received: by 2002:ac8:6716:: with SMTP id e22mr10392070qtp.58.1625746021705; Thu, 08 Jul 2021 05:07:01 -0700 (PDT) Received: from pop-os.fios-router.home (pool-71-163-245-5.washdc.fios.verizon.net. [71.163.245.5]) by smtp.googlemail.com with ESMTPSA id i2sm912541qko.43.2021.07.08.05.07.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Jul 2021 05:07:01 -0700 (PDT) From: Thara Gopinath To: agross@kernel.org, bjorn.andersson@linaro.org, rui.zhang@intel.com, daniel.lezcano@linaro.org, viresh.kumar@linaro.org, rjw@rjwysocki.net, robh+dt@kernel.org Cc: tdas@codeaurora.org, mka@chromium.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [Patch v3 4/6] arm64: boot: dts: qcom: sdm45: Add support for LMh node Date: Thu, 8 Jul 2021 08:06:54 -0400 Message-Id: <20210708120656.663851-5-thara.gopinath@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210708120656.663851-1-thara.gopinath@linaro.org> References: <20210708120656.663851-1-thara.gopinath@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add LMh nodes for cpu cluster0 and cpu cluster1. Also add interrupt support in cpufreq node to capture the LMh interrupt and let the scheduler know of the max frequency throttling. Signed-off-by: Thara Gopinath --- v2->v3: - Changed the LMh low and high trip to 94500 and 95000 mC from 74500 and 75000 mC. This was a bug that got introduced in v2. v1->v2: - Dropped dt property qcom,support-lmh as per Bjorn's review comments. - Changed lmh compatible from generic to platform specific. - Introduced properties specifying arm, low and high temp thresholds for LMh as per Daniel's suggestion. arch/arm64/boot/dts/qcom/sdm845.dtsi | 26 ++++++++++++++++++++++++++ 1 file changed, 26 insertions(+) -- 2.25.1 Reviewed-by: Bjorn Andersson diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi index 0a86fe71a66d..4da6b8f3dd7b 100644 --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi @@ -3646,6 +3646,30 @@ swm: swm@c85 { }; }; + lmh_cluster1: lmh@17d70800 { + compatible = "qcom,sdm845-lmh"; + reg = <0 0x17d70800 0 0x401>; + interrupts = ; + qcom,lmh-cpu-id = <0x4>; + qcom,lmh-temperature-arm = <65000>; + qcom,lmh-temperature-low = <94500>; + qcom,lmh-temperature-high = <95000>; + interrupt-controller; + #interrupt-cells = <1>; + }; + + lmh_cluster0: lmh@17d78800 { + compatible = "qcom,sdm845-lmh"; + reg = <0 0x17d78800 0 0x401>; + interrupts = ; + qcom,lmh-cpu-id = <0x0>; + qcom,lmh-temperature-arm = <65000>; + qcom,lmh-temperature-low = <94500>; + qcom,lmh-temperature-high = <95000>; + interrupt-controller; + #interrupt-cells = <1>; + }; + sound: sound { }; @@ -4911,6 +4935,8 @@ cpufreq_hw: cpufreq@17d43000 { reg = <0 0x17d43000 0 0x1400>, <0 0x17d45800 0 0x1400>; reg-names = "freq-domain0", "freq-domain1"; + interrupts-extended = <&lmh_cluster0 0>, <&lmh_cluster1 0>; + clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>; clock-names = "xo", "alternate";