From patchwork Tue May 18 23:28:53 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 441251 Delivered-To: patch@linaro.org Received: by 2002:a02:7a1b:0:0:0:0:0 with SMTP id a27csp712702jac; Tue, 18 May 2021 16:29:04 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwJUNUDWA145Q/TQESo7cjHib6lsjzfMJSKNF/qJExx+o/vOc3Y0cG2KYk8iUGRleFVGTOr X-Received: by 2002:a17:906:2596:: with SMTP id m22mr8726776ejb.175.1621380544600; Tue, 18 May 2021 16:29:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1621380544; cv=none; d=google.com; s=arc-20160816; b=fU4VkCsdzDC8cvtoLgMp+SHv/9eNPAoRRY/tw/pSGKaRPRH60KC61hCqO2WO+QFcJg mFqoxKVmrHurjWBHrPHXPf9ljg+wdZOHAAcX469Fl9/ht8ZlZP62e83RisECHVTzYnrM Rzi63NaGobALFhkyeIYE30/8gRyx2OfasERC3NTR/AsDrXXC+JBPi9i9ipro0iFjKZYR axl8D2OX3qBzhKRv+puM7WEoctLm2R7clMzBNVcNGhXpmq+4SrkQaITBOPQePQgLTp/u BDOLPiPQw899ro4oAUld5DZihEwSf5dWVsDOMi0enfGVUnS+2Eje3j2Fa3YjJCCLT5WD 7HMQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=WLME4T5Z2d1HlMwy8QAFy4LOtRjKYn3BtqB6DvAJbNI=; b=LcHwYoeEjhFEh7d5nR+G/cfOUYs7R+6UqCBqnA2Sn7Q/pDMNvPK/gQDq5FKBg1KQLH QhqQkzVIhpkBbakVWN4PgZAiJAddxOd5pQUpEl9Gark8eO+baeYxDFuCpasU3iPdO74v v2UeHpduZlI4XfMscoOsXadZo3XWXkRS18HdkN/lQ1XPqemm1OVBw+AC6Iz3K8CXnbLz dxBE8KKoUj0cJrXsWSEKrW2T+PrNMpORHnivpWSobmP3AthmOydxXEDw735QjKG+t7Le 4RPDMM6VJCt5mXSmzinZr8ExRwQUKjugFwM5N1np34ZsyXAw9HzZkscXc5d65XzpluBI vM9g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id t1si4574270edw.346.2021.05.18.16.29.04; Tue, 18 May 2021 16:29:04 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238685AbhERXaV (ORCPT + 7 others); Tue, 18 May 2021 19:30:21 -0400 Received: from mail-oi1-f174.google.com ([209.85.167.174]:37397 "EHLO mail-oi1-f174.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238649AbhERXaU (ORCPT ); Tue, 18 May 2021 19:30:20 -0400 Received: by mail-oi1-f174.google.com with SMTP id h9so11459782oih.4; Tue, 18 May 2021 16:29:02 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=WLME4T5Z2d1HlMwy8QAFy4LOtRjKYn3BtqB6DvAJbNI=; b=e0RsrMccImiE8w2czNudkkjnNH6RNPLS0kLBRpr6iYWsXebnWNW2KKW9v55tMBh1RY OCxysvaqdbEhyUwhP2g7RH0VM9v3MF7OcRp078zeOYXS5AoNq/oUViD/jJByd79TOh0G o2nAOMomtSqPBV83Nti8Cwqc10tUJZqEyExZ5OA+mRn34SXCm+Cw50VAp+Xq9k6Z7vWt OIKzfSMv1LxpVrPb1ax1xjLO3F4vaIqf0+/ygAtIwVS9PNKJo2lzIT1Pt1Pwq2k1GSD4 SLNQ/s7exp25nbAgujaMCcnJfsHHN1GcJGy6ubn1JJ/Z9JEcfhDQ3+CoZbeBKzgbmxV8 yBOA== X-Gm-Message-State: AOAM530+YZdWv1pKQ5WIUMaGvT9FwWX3OLZGgHNig0yWjk05jmDU7R11 Cqx6rsck55n7F0EuVPaidqLf8aBB7w== X-Received: by 2002:a05:6808:245:: with SMTP id m5mr5791187oie.6.1621380541410; Tue, 18 May 2021 16:29:01 -0700 (PDT) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id d19sm3985608oop.26.2021.05.18.16.29.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 May 2021 16:29:00 -0700 (PDT) From: Rob Herring To: devicetree@vger.kernel.org, Peter Rosin , Wolfram Sang Cc: linux-kernel@vger.kernel.org, Alexandre Belloni , Jacopo Mondi , Kieran Bingham , Kishon Vijay Abraham I , Laurent Pinchart , Lee Jones , =?utf-8?q?Niklas_S=C3=B6derlund?= , Roger Quadros , Jonathan Cameron Subject: [PATCH 1/6] dt-bindings: mfd: ti, j721e-system-controller: Fix mux node errors Date: Tue, 18 May 2021 18:28:53 -0500 Message-Id: <20210518232858.1535403-2-robh@kernel.org> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20210518232858.1535403-1-robh@kernel.org> References: <20210518232858.1535403-1-robh@kernel.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org The ti,j721e-system-controller binding does not follow the standard mux controller node name 'mux-controller' and the example is incomplete. Fix these to avoid schema errors before the mux controller binding is converted to schema. Cc: Lee Jones Cc: Kishon Vijay Abraham I Cc: Roger Quadros Signed-off-by: Rob Herring --- .../mfd/ti,j721e-system-controller.yaml | 19 +++++++++++++------ 1 file changed, 13 insertions(+), 6 deletions(-) -- 2.27.0 diff --git a/Documentation/devicetree/bindings/mfd/ti,j721e-system-controller.yaml b/Documentation/devicetree/bindings/mfd/ti,j721e-system-controller.yaml index 19fcf59fd2fe..272832e9f8f2 100644 --- a/Documentation/devicetree/bindings/mfd/ti,j721e-system-controller.yaml +++ b/Documentation/devicetree/bindings/mfd/ti,j721e-system-controller.yaml @@ -43,12 +43,10 @@ properties: patternProperties: # Optional children - "^serdes-ln-ctrl@[0-9a-f]+$": + "^mux-controller@[0-9a-f]+$": type: object - description: | - This is the SERDES lane control mux. It should follow the bindings - specified in - Documentation/devicetree/bindings/mux/reg-mux.txt + description: + This is the SERDES lane control mux. required: - compatible @@ -68,9 +66,18 @@ examples: #size-cells = <1>; ranges; - serdes_ln_ctrl: serdes-ln-ctrl@4080 { + serdes_ln_ctrl: mux-controller@4080 { compatible = "mmio-mux"; reg = <0x00004080 0x50>; + + #mux-control-cells = <1>; + mux-reg-masks = + <0x4080 0x3>, <0x4084 0x3>, /* SERDES0 lane0/1 select */ + <0x4090 0x3>, <0x4094 0x3>, /* SERDES1 lane0/1 select */ + <0x40a0 0x3>, <0x40a4 0x3>, /* SERDES2 lane0/1 select */ + <0x40b0 0x3>, <0x40b4 0x3>, /* SERDES3 lane0/1 select */ + <0x40c0 0x3>, <0x40c4 0x3>, <0x40c8 0x3>, <0x40cc 0x3>; + /* SERDES4 lane0/1/2/3 select */ }; }; ...