From patchwork Fri Mar 26 06:39:39 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 409471 Delivered-To: patch@linaro.org Received: by 2002:a02:8562:0:0:0:0:0 with SMTP id g89csp1165316jai; Thu, 25 Mar 2021 23:42:30 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzXFrhaDGVdyvWmv11t26759nbAzKahAYj6XWhJhyc/XE5xtVD1Egh9yjKOWSTGz5c8Gx43 X-Received: by 2002:aa7:c907:: with SMTP id b7mr13202488edt.37.1616740950474; Thu, 25 Mar 2021 23:42:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1616740950; cv=none; d=google.com; s=arc-20160816; b=Fq+aEn1mxHMk8waNi1H1Srj79yQPR0s2MzFdsIGJxi0zhgrIvo6Tdu6C723W0/v31n iEYgax4IL2Lm26cudFxuwV1WMclgQQTizucwKgH1xWhAWsJ2ITvJGC4kJp7rHLSlvHgk NNCaV7eubn2TmusajXWo0lQf1+nvW0X3urV8XtUaJYHPz+P6Oza8W0u2Di7YUCDrjwlo txs4egVBSFVxyth5Xxks8j/76oKAFqAQyYuRUeCZCYE0QUuI9HyhO+0hkvSomc6DwodH EpQVrZ+u/tM5ht/rLnoy7cj7SiGXMBHIkuvofL7J614VGKmQWeu0ByfkBIfts95rRuWi ZjEA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=9w26BSmosHoWqHb4DQ0FR/rFMhDz7pjkPie7BkwBXHY=; b=FIk7gPqgewAvnHO21sfgnHnL2z9Btxwynh5qXZ3QU7SEzTnWdNbZve2+Q9PyF/pPRy JBP5MDmhMiLgN2AuVK+l5vJ9pJ3I2m6RTZIGqAqr9TUzY6vfWKOigUEqcAvbFYwEN8BK EgN1BdoEy9Oxx8SXMb1OlfhBCZENcoUJc61qZbJbhyD+C14QaKwz67WwTn9bgPgnariQ gwlAmNFwfMlWqB1iK1cqMjywXliYlAJXJGYHXq4XWv75SU5d+WZj7s3YBCqxmO5OccUo uQ0Y0TDuPyXUqJMUIVEx/ujUXMrrqr1OHBg2935vCfa+fB4yMh09Xx6O0w+S8tRUcIgx CetQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=xvmNm1nf; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p11si5754958ejg.105.2021.03.25.23.42.29; Thu, 25 Mar 2021 23:42:30 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=xvmNm1nf; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230319AbhCZGl5 (ORCPT + 6 others); Fri, 26 Mar 2021 02:41:57 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35114 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230131AbhCZGlX (ORCPT ); Fri, 26 Mar 2021 02:41:23 -0400 Received: from mail-ed1-x531.google.com (mail-ed1-x531.google.com [IPv6:2a00:1450:4864:20::531]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 78710C0613B2 for ; Thu, 25 Mar 2021 23:41:21 -0700 (PDT) Received: by mail-ed1-x531.google.com with SMTP id dm8so5084388edb.2 for ; Thu, 25 Mar 2021 23:41:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=9w26BSmosHoWqHb4DQ0FR/rFMhDz7pjkPie7BkwBXHY=; b=xvmNm1nflRIeRx4LkKSGcrElPaSbjF1kN6QdiXw9op+BvHN1V7Jsui3LT/t16Kksh/ RUKvfI4eDhhoJ7iFtaSpqk5mNYgh/mQMq+14xsE7KfK7Q5E1StGvvuuTh63rEXc8O2up xr2yn98r4/w8XonH/U89vhJmJjUYwbBTtcVjWPO5CGb84EBxwRcwz6IM0ikFDD6eSa4A aHS69DHtyqniONA1PeBfIi+aWSvUGlgndvZdtXEW2C7fbQE9p1jXoCogP1n/nfiYQu15 I6cN5/AFcIC4KJsLnQkdf6iGTeWj6aU//HBeFGmilGb0K8y8jLPEYwM780wVxR5wDltp Xh+g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=9w26BSmosHoWqHb4DQ0FR/rFMhDz7pjkPie7BkwBXHY=; b=IubTga7DbhS+k1JBtDjzmOreMbjdS7fEfZBvt5ni6HwwHrDFfI5CiaJxitTjTUDD79 U8vu8+YMeOYtpY90gExb2bl+o+uBTk3A9p5P/0WIbuPUYJ5Izx8GXTVTXv5fkX7ScIMU AR+JFpAAWAc7XDmGAUtG4T+5w7aCDJYPGe9hyIlVlZl+I8qAN56mD2I9KCfZXcubeD5F 1zGzWIqhsSmU+CERsVw0V3IMD6FCfSH2jH91mHJQ6Ph6qn41AO6YcJtUEW0xL2DfzYQM FLK+qYETFr4GRFYqXUUNfPfoZzH7bA8f1G+CGFvMzQOcTAztu5Sh+hmJJGe/QMj3xc+B d95g== X-Gm-Message-State: AOAM532tNjAXpC/PVhfxOcm1zPBWK54Fgqi5SY7vXaxUP+voq1ibgwh8 765xAV2v6GLxtdgiGyd29IEOXw== X-Received: by 2002:a05:6402:104c:: with SMTP id e12mr12739081edu.108.1616740880178; Thu, 25 Mar 2021 23:41:20 -0700 (PDT) Received: from srini-hackbox.lan (cpc86377-aztw32-2-0-cust226.18-1.cable.virginm.net. [92.233.226.227]) by smtp.gmail.com with ESMTPSA id ci22sm125325ejc.54.2021.03.25.23.41.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 25 Mar 2021 23:41:19 -0700 (PDT) From: Srinivas Kandagatla To: vkoul@kernel.org Cc: yung-chuan.liao@linux.intel.com, pierre-louis.bossart@linux.intel.com, sanyog.r.kale@intel.com, alsa-devel@alsa-project.org, linux-kernel@vger.kernel.org, robh@kernel.org, devicetree@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH v5 4/9] soundwire: qcom: start the clock during initialization Date: Fri, 26 Mar 2021 06:39:39 +0000 Message-Id: <20210326063944.31683-5-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20210326063944.31683-1-srinivas.kandagatla@linaro.org> References: <20210326063944.31683-1-srinivas.kandagatla@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Start the clock during initialization, doing this explicitly will add more clarity when we are adding clock stop feature. Signed-off-by: Srinivas Kandagatla Reviewed-by: Pierre-Louis Bossart --- drivers/soundwire/qcom.c | 3 +++ 1 file changed, 3 insertions(+) -- 2.21.0 diff --git a/drivers/soundwire/qcom.c b/drivers/soundwire/qcom.c index 43ec22a5e332..2bcb4362f0e0 100644 --- a/drivers/soundwire/qcom.c +++ b/drivers/soundwire/qcom.c @@ -47,6 +47,8 @@ #define SWRM_MCP_FRAME_CTRL_BANK_ADDR(m) (0x101C + 0x40 * (m)) #define SWRM_MCP_FRAME_CTRL_BANK_COL_CTRL_BMSK GENMASK(2, 0) #define SWRM_MCP_FRAME_CTRL_BANK_ROW_CTRL_BMSK GENMASK(7, 3) +#define SWRM_MCP_BUS_CTRL 0x1044 +#define SWRM_MCP_BUS_CLK_START BIT(1) #define SWRM_MCP_CFG_ADDR 0x1048 #define SWRM_MCP_CFG_MAX_NUM_OF_CMD_NO_PINGS_BMSK GENMASK(21, 17) #define SWRM_DEF_CMD_NO_PINGS 0x1f @@ -343,6 +345,7 @@ static int qcom_swrm_init(struct qcom_swrm_ctrl *ctrl) u32p_replace_bits(&val, SWRM_DEF_CMD_NO_PINGS, SWRM_MCP_CFG_MAX_NUM_OF_CMD_NO_PINGS_BMSK); ctrl->reg_write(ctrl, SWRM_MCP_CFG_ADDR, val); + ctrl->reg_write(ctrl, SWRM_MCP_BUS_CTRL, SWRM_MCP_BUS_CLK_START); /* Configure number of retries of a read/write cmd */ if (ctrl->version > 0x01050001) { /* Only for versions >= 1.5.1 */