From patchwork Mon Mar 8 05:07:30 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 395340 Delivered-To: patch@linaro.org Received: by 2002:a02:8562:0:0:0:0:0 with SMTP id g89csp1422558jai; Sun, 7 Mar 2021 21:10:27 -0800 (PST) X-Google-Smtp-Source: ABdhPJxjh+mhgH2JnoQU8X87BbCOucJEKwMh7sQ//OehYqRAowp8mAVvuWnnn2qv6piKNfECKywo X-Received: by 2002:a50:ef11:: with SMTP id m17mr13809652eds.151.1615180227395; Sun, 07 Mar 2021 21:10:27 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1615180227; cv=none; d=google.com; s=arc-20160816; b=ix4ZkBwii0HNvXGHLC4TiVchiX17IAmCe9ZdPs819+LPrGegnpfOLpYzOJM0AgcTJO Nq3t/STPPbRyVmuzcyH/jj4D0WqUU1MkrznQ/ceaB1FosYzXL4ax6VUND9WVzqHUjxTr rF5Eg2lcO03sS5A0Jw00w0c9wiVRw4SO3JiB9JNrzH44RdP7erGwR4iXpSqTj8BTZjFa q23rt1GAX5BUP0cXrTTwJdR2afNmQkP08VGHZPvdiA8JKcL2DEvCbILUWHHZDJ9Q9YwA wrWBdjEN4a3S3Pj8nKOIdDHq2bo7xZrEFy7/7PCMnDPkYzBJ6z9vvYumnZ5eFobnq575 QYpg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=7JT1cqvwkft7bIfWWqmj+KOSHCAdRh24MWWOwaCY3/Y=; b=Qt/+Q+0K7DcGzz4jf7dhZ777dLLR5sjUNsCDk3NmrUmspt38vkGMpJsiX0jrvRZaQj 4tjZOHGL5dlF3h6An2SntIwEv3y8p9M5AFng6YM/ClazFasQ6BXdy8Nb13Ubcbwmws52 aERZh2KtxR7XlPip7uezlUmIqTtn0cX/QyPN2k2jaIbJf6awV2gLvsHDvr09GatWI+f3 BNDV/8qPG3BU07hphehqta8GNj1XiQTWqJeDYjJRbV1aOsHmM9fEmyK4ZAu0CxKIWbpx iKjpXLop9/UHPqKMDyb+6uGU7Nzgd0EPRAvrEl3wmtgKCQqWEZsgiNGA9vCz6PbynIcY u8+A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=gnTyOxm+; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id dg23si6340931edb.519.2021.03.07.21.10.27; Sun, 07 Mar 2021 21:10:27 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=gnTyOxm+; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234362AbhCHFIu (ORCPT + 6 others); Mon, 8 Mar 2021 00:08:50 -0500 Received: from fllv0016.ext.ti.com ([198.47.19.142]:38082 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234277AbhCHFIZ (ORCPT ); Mon, 8 Mar 2021 00:08:25 -0500 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 12858KBF023663; Sun, 7 Mar 2021 23:08:20 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1615180100; bh=7JT1cqvwkft7bIfWWqmj+KOSHCAdRh24MWWOwaCY3/Y=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=gnTyOxm+/t67SMipjfqZvHcUaUL9oHup7X8CtbpvM1dKyDFaAKZZStzx8OieqkVJq 6125MhEBdDr4NO5tFmjY56R1uK2n54VjgQz+/gY2whPeU44BkR4Mmj1XGQlfvOGLLZ oiq5bHQZHJeCJ/EGg0WTz3ax5YnWBFN2AAumaeQE= Received: from DLEE105.ent.ti.com (dlee105.ent.ti.com [157.170.170.35]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 12858KZL068820 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Sun, 7 Mar 2021 23:08:20 -0600 Received: from DLEE101.ent.ti.com (157.170.170.31) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Sun, 7 Mar 2021 23:08:20 -0600 Received: from lelv0327.itg.ti.com (10.180.67.183) by DLEE101.ent.ti.com (157.170.170.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Sun, 7 Mar 2021 23:08:20 -0600 Received: from a0393678-ssd.dhcp.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 12857aL9086547; Sun, 7 Mar 2021 23:08:17 -0600 From: Kishon Vijay Abraham I To: Kishon Vijay Abraham I , Vinod Koul , Rob Herring , Philipp Zabel , Swapnil Jakhade CC: , , Lokesh Vutla Subject: [PATCH v5 11/13] dt-bindings: phy: phy-cadence-sierra: Add binding to model Sierra as clock provider Date: Mon, 8 Mar 2021 10:37:30 +0530 Message-ID: <20210308050732.7140-12-kishon@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210308050732.7140-1-kishon@ti.com> References: <20210308050732.7140-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add #clock-cells binding to model Sierra as clock provider and include clock IDs for PLL_CMNLC and PLL_CMNLC1. Signed-off-by: Kishon Vijay Abraham I --- .../bindings/phy/phy-cadence-sierra.yaml | 17 ++++++++++++++++- include/dt-bindings/phy/phy-cadence.h | 4 ++++ 2 files changed, 20 insertions(+), 1 deletion(-) -- 2.17.1 Reviewed-by: Rob Herring diff --git a/Documentation/devicetree/bindings/phy/phy-cadence-sierra.yaml b/Documentation/devicetree/bindings/phy/phy-cadence-sierra.yaml index d210843863df..84383e2e0b34 100644 --- a/Documentation/devicetree/bindings/phy/phy-cadence-sierra.yaml +++ b/Documentation/devicetree/bindings/phy/phy-cadence-sierra.yaml @@ -26,6 +26,9 @@ properties: '#size-cells': const: 0 + '#clock-cells': + const: 1 + resets: minItems: 1 maxItems: 2 @@ -49,12 +52,24 @@ properties: const: serdes clocks: - maxItems: 2 + minItems: 2 + maxItems: 4 clock-names: + minItems: 2 items: - const: cmn_refclk_dig_div - const: cmn_refclk1_dig_div + - const: pll0_refclk + - const: pll1_refclk + + assigned-clocks: + minItems: 1 + maxItems: 2 + + assigned-clock-parents: + minItems: 1 + maxItems: 2 cdns,autoconf: type: boolean diff --git a/include/dt-bindings/phy/phy-cadence.h b/include/dt-bindings/phy/phy-cadence.h index 4a5ea52a856f..4652bcb86265 100644 --- a/include/dt-bindings/phy/phy-cadence.h +++ b/include/dt-bindings/phy/phy-cadence.h @@ -13,4 +13,8 @@ #define CDNS_TORRENT_REFCLK_DRIVER 0 +/* Sierra */ +#define CDNS_SIERRA_PLL_CMNLC 0 +#define CDNS_SIERRA_PLL_CMNLC1 1 + #endif /* _DT_BINDINGS_CADENCE_SERDES_H */