From patchwork Tue Jan 5 15:14:21 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 356869 Delivered-To: patch@linaro.org Received: by 2002:a02:85a7:0:0:0:0:0 with SMTP id d36csp77174jai; Tue, 5 Jan 2021 07:16:45 -0800 (PST) X-Google-Smtp-Source: ABdhPJwafJelWsnLjL8iERZXD8FPklyLlK//cNhw2dNtPmqsAnxtEobtNfDZGCVdMVolwgXsXJnz X-Received: by 2002:a05:6402:1a52:: with SMTP id bf18mr200206edb.143.1609859805545; Tue, 05 Jan 2021 07:16:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1609859805; cv=none; d=google.com; s=arc-20160816; b=GWZz+KzruoV/3dHu6ORr6LqjJQNKKe8fkXKt1VAznlDq6wcrymN+h58C7cEADZ9Khq yzWjK0z/5vbl09xHuwnJxc+eIowUm0JzJIk4kcfavdt70sXI0HJu0/hnsOWXcDVZC15T 1Bmc9vL5fUiDjMbl5TyhEJuzdclP6RMpkWyDdQ/QJH0pSKJX+Xty+NJAU9dta4cs/XeM eB24h1QuYKCXaeEj6dEK5mbS0kaivJvk8Jk56BlL9jzPDgEuDNEE8DBFiAXJmMcyFnvt 9wO9VWBG4/ObWRb+mN3XyQClN5lmsB59fq2Mfea0BxDlRY1I6Jq6AMQyqXDLk8Slghdz zphg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=v8DeDg+aSnj9XDWh6SjoEmvU220d2QLKrD8S48HIXT4=; b=hzPXUhOL9kWiG7L+6A5v2PQeIQ6y6xRJaVhnhBnddEURsWCGBD9u/JlnotrHjYIYxk g/vOxB4G3RD0Oqmn4fNQ7OxUVqXKLc29XWHI0l0XYYRgQPKItz1L9v/mQtZeQ75KKPP3 3ATkd19DY2Sams/zsAtd7olmQooWzSjAqnbfvnIo8bgt7kt3wXn+P/NF+tGGVlvVIYH/ gv5bQ2535p6h/MhCXN6RH1NgKHefqap/oe0lP7pPGZ/F5DQ/v83f7pX1vq9dHsYKJylX m9xr/ZS8pYVSyUAYPTDBTZLs19vzZ+ipY0AKahXuImefCUc08WadizFT6f9jmWHhKnuh 3N6A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=yj3aKO12; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id t20si33458073edw.31.2021.01.05.07.16.45; Tue, 05 Jan 2021 07:16:45 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=yj3aKO12; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725813AbhAEPQ0 (ORCPT + 6 others); Tue, 5 Jan 2021 10:16:26 -0500 Received: from fllv0015.ext.ti.com ([198.47.19.141]:47798 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725868AbhAEPQZ (ORCPT ); Tue, 5 Jan 2021 10:16:25 -0500 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 105FEkDg060829; Tue, 5 Jan 2021 09:14:46 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1609859686; bh=v8DeDg+aSnj9XDWh6SjoEmvU220d2QLKrD8S48HIXT4=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=yj3aKO12UPKPJDi5acfYe5Z5HixKedicAFUAqOGjPncovWUqLadmDB6fYe6flW0Uy 9wZgOiwC35Z4yzkeTVY5k667STn+tC34Q58up1b9uHni828sJ48CTQCJGfGx8HKJwc mXESJfEeojXLvdL1CkuUAB1J/dVfuKGdIcojf52c= Received: from DFLE104.ent.ti.com (dfle104.ent.ti.com [10.64.6.25]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 105FEkmC015441 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 5 Jan 2021 09:14:46 -0600 Received: from DFLE107.ent.ti.com (10.64.6.28) by DFLE104.ent.ti.com (10.64.6.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Tue, 5 Jan 2021 09:14:46 -0600 Received: from fllv0040.itg.ti.com (10.64.41.20) by DFLE107.ent.ti.com (10.64.6.28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Tue, 5 Jan 2021 09:14:46 -0600 Received: from a0393678-ssd.ent.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 105FEPOI005961; Tue, 5 Jan 2021 09:14:44 -0600 From: Kishon Vijay Abraham I To: Nishanth Menon , Rob Herring , Kishon Vijay Abraham I CC: , , Subject: [PATCH v4 6/6] arm64: dts: ti: k3-j7200-common-proc-board: Enable PCIe Date: Tue, 5 Jan 2021 20:44:21 +0530 Message-ID: <20210105151421.23237-7-kishon@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210105151421.23237-1-kishon@ti.com> References: <20210105151421.23237-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org x2 lane PCIe slot in the common processor board is enabled and connected to j7200 SOM. Add PCIe DT node in common processor board to reflect the same. Signed-off-by: Kishon Vijay Abraham I --- .../boot/dts/ti/k3-j7200-common-proc-board.dts | 15 +++++++++++++++ 1 file changed, 15 insertions(+) -- 2.17.1 diff --git a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts index def98f563336..4a7182abccf5 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts @@ -6,6 +6,7 @@ /dts-v1/; #include "k3-j7200-som-p0.dtsi" +#include #include #include #include @@ -241,3 +242,17 @@ resets = <&serdes_wiz0 3>; }; }; + +&pcie1_rc { + reset-gpios = <&exp1 2 GPIO_ACTIVE_HIGH>; + phys = <&serdes0_pcie_link>; + phy-names = "pcie-phy"; + num-lanes = <2>; +}; + +&pcie1_ep { + phys = <&serdes0_pcie_link>; + phy-names = "pcie-phy"; + num-lanes = <2>; + status = "disabled"; +};