From patchwork Mon Jan 4 12:22:30 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 356367 Delivered-To: patch@linaro.org Received: by 2002:a02:85a7:0:0:0:0:0 with SMTP id d36csp14924369jai; Mon, 4 Jan 2021 04:24:43 -0800 (PST) X-Google-Smtp-Source: ABdhPJwsZi0GC5rqMEmZrfkseAWzm026lorf9PWe9eCqsqbKMhQ51iqciAPvePh0HC2uXkV0WDiL X-Received: by 2002:a05:6402:797:: with SMTP id d23mr70014569edy.302.1609763083315; Mon, 04 Jan 2021 04:24:43 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1609763083; cv=none; d=google.com; s=arc-20160816; b=RQrqaIdvwpvSHi/esp7wqsfrRTIbLW6NQeSJlFNbIwV0HVjvR/bui5gQUmOrUZboRN mpzla6HTOoQdkfoDxpZv585t0oLasdpeLeh9ADcQUMyoVxePtzIGmKbSNjcBtQxPtY1l ACaMVq3zwvKBpGa3nIgoj8TwvXV0+40g0PgdeozyNBbUTFbDgIuuh1Ouj2yAeg1t0p0d 1CCusJ3SuYZFT2CJr/h5y+4SwdRTdiSbwmBsBc4I/HAjo/L+aD7LSQMnuo7lVZ+K5hfv nlONGSMXjaL8z8LAbKrl5Tua2wR4i6rSwSK+TdQZ/81d68HMouG1+XY/iVMvl3N+7uER zEcg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=a5c+PysASIVxRTBhsge2AmvKiHMXJJVRD93ZeuiTO60=; b=gVh+udLlmxr/Kxh62EGQFyc7meJNzdlqgUsHjVT3zai0Mnvdb3AU21UDroaFolL5wz PKkuTz6RmyH6sX0mcVG9EE4ojEKeb+105JV1XA6zzS5x/kUVT0ePHvAptIEZvFfw2PWi qcdhAG5B+xewWhjPwu/LMYf2DzkUQNxKcX/NGrytDhpO06sXRB1jNF134BttKyv7Ch+/ U9qDkvY6Ql9VAV9o/K0Ejt9c5fi4dqeIkOSeXmscvZby+T8J8GQV//8+ahtQNyqIcX1h do3W9igSJY/vHF6J+UYRNGy8gvQHRiq7LDeA8CFDt2VkBaQUl4akWgJ7dKArof+afjXH NmkA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="s/OguA11"; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id m10si32308434eda.139.2021.01.04.04.24.43; Mon, 04 Jan 2021 04:24:43 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="s/OguA11"; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726759AbhADMXe (ORCPT + 6 others); Mon, 4 Jan 2021 07:23:34 -0500 Received: from fllv0016.ext.ti.com ([198.47.19.142]:52860 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725921AbhADMXd (ORCPT ); Mon, 4 Jan 2021 07:23:33 -0500 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 104CMolq092739; Mon, 4 Jan 2021 06:22:50 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1609762970; bh=a5c+PysASIVxRTBhsge2AmvKiHMXJJVRD93ZeuiTO60=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=s/OguA11ZWbRK+ThzSfFHT8m2694OOqAFz+JIhXmgbF4kFUNNdPBtjww9opgOo3G7 B+lGprEJRh8XJ5kWo7G/hWX8EnjjnsQ2LdSg3+P1OlBGBRp0Aemdw6ZD1um+FfiUoN i8qT7Eqd5++Z42cAAdoqlGxshh8ommDh/3DCvXxU= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 104CMniq054855 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 4 Jan 2021 06:22:49 -0600 Received: from DLEE109.ent.ti.com (157.170.170.41) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Mon, 4 Jan 2021 06:22:49 -0600 Received: from fllv0039.itg.ti.com (10.64.41.19) by DLEE109.ent.ti.com (157.170.170.41) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Mon, 4 Jan 2021 06:22:49 -0600 Received: from a0393678-ssd.ent.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 104CMZhQ002211; Mon, 4 Jan 2021 06:22:47 -0600 From: Kishon Vijay Abraham I To: Nishanth Menon , Rob Herring , Kishon Vijay Abraham I CC: , , Subject: [PATCH v3 4/6] arm64: dts: ti: k3-j7200-main: Add PCIe device tree node Date: Mon, 4 Jan 2021 17:52:30 +0530 Message-ID: <20210104122232.24071-5-kishon@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210104122232.24071-1-kishon@ti.com> References: <20210104122232.24071-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add PCIe device tree node (both RC and EP) for the single PCIe instance present in j7200. Signed-off-by: Kishon Vijay Abraham I --- arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 48 +++++++++++++++++++++++ 1 file changed, 48 insertions(+) -- 2.17.1 diff --git a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi index fbe4cd1e6e09..4e39f0325c03 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi @@ -594,6 +594,54 @@ }; }; + pcie1_rc: pcie@2910000 { + compatible = "ti,j7200-pcie-host", "ti,j721e-pcie-host"; + reg = <0x00 0x02910000 0x00 0x1000>, + <0x00 0x02917000 0x00 0x400>, + <0x00 0x0d800000 0x00 0x00800000>, + <0x00 0x18000000 0x00 0x00001000>; + reg-names = "intd_cfg", "user_cfg", "reg", "cfg"; + interrupt-names = "link_state"; + interrupts = ; + device_type = "pci"; + ti,syscon-pcie-ctrl = <&scm_conf 0x4074>; + max-link-speed = <3>; + num-lanes = <4>; + power-domains = <&k3_pds 240 TI_SCI_PD_EXCLUSIVE>; + clocks = <&k3_clks 240 6>; + clock-names = "fck"; + #address-cells = <3>; + #size-cells = <2>; + bus-range = <0x0 0xf>; + cdns,no-bar-match-nbits = <64>; + vendor-id = /bits/ 16 <0x104c>; + device-id = /bits/ 16 <0xb00f>; + msi-map = <0x0 &gic_its 0x0 0x10000>; + dma-coherent; + ranges = <0x01000000 0x0 0x18001000 0x00 0x18001000 0x0 0x0010000>, + <0x02000000 0x0 0x18011000 0x00 0x18011000 0x0 0x7fef000>; + dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>; + }; + + pcie1_ep: pcie-ep@2910000 { + compatible = "ti,j7200-pcie-ep", "ti,j721e-pcie-ep"; + reg = <0x00 0x02910000 0x00 0x1000>, + <0x00 0x02917000 0x00 0x400>, + <0x00 0x0d800000 0x00 0x00800000>, + <0x00 0x18000000 0x00 0x08000000>; + reg-names = "intd_cfg", "user_cfg", "reg", "mem"; + interrupt-names = "link_state"; + interrupts = ; + ti,syscon-pcie-ctrl = <&scm_conf 0x4074>; + max-link-speed = <3>; + num-lanes = <4>; + power-domains = <&k3_pds 240 TI_SCI_PD_EXCLUSIVE>; + clocks = <&k3_clks 240 6>; + clock-names = "fck"; + max-functions = /bits/ 8 <6>; + dma-coherent; + }; + usbss0: cdns-usb@4104000 { compatible = "ti,j721e-usb"; reg = <0x00 0x4104000 0x00 0x100>;