From patchwork Thu Dec 24 11:16:27 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 351895 Delivered-To: patch@linaro.org Received: by 2002:a02:85a7:0:0:0:0:0 with SMTP id d36csp6934161jai; Thu, 24 Dec 2020 03:20:24 -0800 (PST) X-Google-Smtp-Source: ABdhPJzSAsyD5GTJuhNuZuPZsTWmMHW605vJSNI3yQaJ+0qS2oQ8t0DP/E/XugQpzpskJbyyVqeG X-Received: by 2002:a17:906:77c5:: with SMTP id m5mr27118840ejn.424.1608808823830; Thu, 24 Dec 2020 03:20:23 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1608808823; cv=none; d=google.com; s=arc-20160816; b=sWLo9RpTpmZhNMOo9FViRhDbs65m7eGN8u5Tx3xQhoGLb5RMKEwhaqC2zhjk5wfLqE 8u6g1nAUIfy1QFXpNuC0AE48QD9sO9rrLqgZYK1Fw6I8kxcXV77Pz9j8pifyNrXDxhXe wRCnX410lJDjXKjZbxO4MH4fOYiqnBFbU1kAhoyaaVBLCxa9ga4OaQ2oDo9BHme4bMa2 icvV2MCxBU3Jx6hga4ZBlfUjm3GraU0rv96DceMJ/85lQtvoTIj02xGNIcjL52JuocI6 FNSlikd1Fzy3ocPskdjGnQBRT3xA9YxCAHW51E6Apd9eUCc1fGzQzCsyirhB7W4DuiD/ q+2g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=JZPshwWVVHYyyVCfjW7JfaXlQvyXib/1joMtQSq41ig=; b=HpCYJK4SsH9geil5Yx3wnYRORr/rTFm+7m0zlwlIkAl9HopJhTGFzYWYI9t3NZtGD9 Chfajx8lKoNJ/ricliHNOVrfkCfTYuC9LzC/zmt6lwILqRN04X6lITmv0vcA7HKC1OAD 8FEjMBONzdBylsuPxwf5oitFEDgvJqt9xF/LRbZWQ5PeCrqZvafrAKJ83VMui8YAjnXi 1Sz9W4UUsCPSbbtKczlEKQEvrpgG5VZmVmbTRzprh7dfKsVWY0LVg/1BdRkTbjOxTQft ynYkRXmLfQzEK45seauXahHbjStT3iFL0Zh30HqJyMXH3Q5bDX5Pn+cUgeNsXnxdhg5y Vp2w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=qLFOSEDH; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q11si13009155ejx.0.2020.12.24.03.20.23; Thu, 24 Dec 2020 03:20:23 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=qLFOSEDH; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728923AbgLXLTe (ORCPT + 7 others); Thu, 24 Dec 2020 06:19:34 -0500 Received: from fllv0016.ext.ti.com ([198.47.19.142]:37896 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728911AbgLXLTc (ORCPT ); Thu, 24 Dec 2020 06:19:32 -0500 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 0BOBHpkO042124; Thu, 24 Dec 2020 05:17:51 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1608808671; bh=JZPshwWVVHYyyVCfjW7JfaXlQvyXib/1joMtQSq41ig=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=qLFOSEDHajdS5TXt/BraTYPP2iJriIE4jP2suH4Z8Z7YWjAfSBZCyYVMXsrVdu8uE F1lfNg7ttDimhx+BhgOkzs/zkrUPA6BQepDDZYPPWDRaBasjNPVhRgSeGHUacod3H/ WChAxULNPUuSGFen+yyEJGjFQ7mEwNtynsE1nAdg= Received: from DFLE105.ent.ti.com (dfle105.ent.ti.com [10.64.6.26]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 0BOBHpdc061452 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 24 Dec 2020 05:17:51 -0600 Received: from DFLE109.ent.ti.com (10.64.6.30) by DFLE105.ent.ti.com (10.64.6.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Thu, 24 Dec 2020 05:17:51 -0600 Received: from fllv0040.itg.ti.com (10.64.41.20) by DFLE109.ent.ti.com (10.64.6.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Thu, 24 Dec 2020 05:17:51 -0600 Received: from a0393678-ssd.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 0BOBGWGL116630; Thu, 24 Dec 2020 05:17:47 -0600 From: Kishon Vijay Abraham I To: Kishon Vijay Abraham I , Vinod Koul , Rob Herring , Nishanth Menon , Philipp Zabel CC: , , Subject: [PATCH v3 15/15] arm64: dts: ti: k3-j721e-common-proc-board: Re-name "link" name as "phy" Date: Thu, 24 Dec 2020 16:46:27 +0530 Message-ID: <20201224111627.32590-16-kishon@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20201224111627.32590-1-kishon@ti.com> References: <20201224111627.32590-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Commit 66db854b1f62d ("arm64: dts: ti: k3-j721e-common-proc-board: Configure the PCIe instances") and commit 02c35dca2b488 ("arm64: dts: ti: k3-j721e: Enable Super-Speed support for USB0") added PHY DT nodes with node name as "link" However nodes with #phy-cells should be named 'phy' as discussed in [1]. Re-name subnodes of serdes in J721E to 'phy'. [1] -> http://lore.kernel.org/r/20200909203631.GA3026331@bogus Fixes: 66db854b1f62d ("arm64: dts: ti: k3-j721e-common-proc-board: Configure the PCIe instances") Fixes: 02c35dca2b488 ("arm64: dts: ti: k3-j721e: Enable Super-Speed support for USB0") Signed-off-by: Kishon Vijay Abraham I --- arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) -- 2.17.1 diff --git a/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts index 788126daf91c..13ae0d89caf2 100644 --- a/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts @@ -358,7 +358,7 @@ }; &serdes3 { - serdes3_usb_link: link@0 { + serdes3_usb_link: phy@0 { reg = <0>; cdns,num-lanes = <2>; #phy-cells = <0>; @@ -685,7 +685,7 @@ }; &serdes0 { - serdes0_pcie_link: link@0 { + serdes0_pcie_link: phy@0 { reg = <0>; cdns,num-lanes = <1>; #phy-cells = <0>; @@ -695,7 +695,7 @@ }; &serdes1 { - serdes1_pcie_link: link@0 { + serdes1_pcie_link: phy@0 { reg = <0>; cdns,num-lanes = <2>; #phy-cells = <0>; @@ -705,7 +705,7 @@ }; &serdes2 { - serdes2_pcie_link: link@0 { + serdes2_pcie_link: phy@0 { reg = <0>; cdns,num-lanes = <2>; #phy-cells = <0>;