From patchwork Thu Dec 24 11:16:26 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 351896 Delivered-To: patch@linaro.org Received: by 2002:a02:85a7:0:0:0:0:0 with SMTP id d36csp6934185jai; Thu, 24 Dec 2020 03:20:25 -0800 (PST) X-Google-Smtp-Source: ABdhPJwPBhyTE7Ewv81GFUksphx26GN8+g3VPBzCZu02nF4l6mRGEP6jEcHXqeWymGDAI0tLmvN4 X-Received: by 2002:a17:906:cec7:: with SMTP id si7mr27173566ejb.123.1608808825179; Thu, 24 Dec 2020 03:20:25 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1608808825; cv=none; d=google.com; s=arc-20160816; b=Vd4Kc7LN/1Lb+M8LDWWCuGIx3gaOv5OXc22VTDTPiEA55E61j6UTSlFLVxXbmgi5CW 8jogJOtA5rgZ34XH72wW3pM3fTUnT1BiH6S3P/SA5GvtOgy2OPWWirwkX8sV2k8LdEhS wIsL3sRVQK4sx37nmfZsg2XNIk9m/SF2MqHQqXa0YFZM+2Xz9I3PlPW4C46rH1kLSe5w NImjZ9zcgTmBXKpkX74Rvz0c55a+i8wCK+vqNmyXaoMubIla51T4aXQlqoRYZ52NJ4G4 yD9i9Y9sRoI/NAllpc8mrcEa3qbO+4Oza6+2UdmE6dLZemTwIjI4VWdpVvJ3MrXu1ET4 F97w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=14cbnSxHB44iZkpTWbvcT9c4bCPw1pt8QKkVr6DRwOw=; b=vcWsjIOn42gVAOhYUlcrvRsrgmfVegn/sxqsdXu47ul3YBQITC2PNpkuO03Yl4s83O XK2RobYGrQLsYpfRmX//zlgJjuZQvoetm8VumxAelq6A9/pO1GWfZzoYrjtb2YGB+JAM MgOPFQCwDzLOGFoqCqOW7AFCcG255kywac/sJUiLuU796v1kd4cdnwg2eVUgU+EcqgLT BUZX9YNORBR0p3m3r0eI2RXEYdH6dW+2n8WYWCllav93ktOtFUFAeSe0P2W+Z8DlToO+ LRU3cjWDU5ogu44R2er1RTpTjfO2FmQC/QhaCt3ERcXUiLqM2Nwz+WeJVReNIMvqeI8M h1eQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=dNL8+Iaj; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q11si13009155ejx.0.2020.12.24.03.20.25; Thu, 24 Dec 2020 03:20:25 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=dNL8+Iaj; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728214AbgLXLTa (ORCPT + 7 others); Thu, 24 Dec 2020 06:19:30 -0500 Received: from fllv0015.ext.ti.com ([198.47.19.141]:35756 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728887AbgLXLT2 (ORCPT ); Thu, 24 Dec 2020 06:19:28 -0500 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 0BOBHlnI076299; Thu, 24 Dec 2020 05:17:47 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1608808667; bh=14cbnSxHB44iZkpTWbvcT9c4bCPw1pt8QKkVr6DRwOw=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=dNL8+IajYYcwHIMcONVNE6wWn9oJbQVX3WN2Bf2JRIPs3yN4OfinRR90yoICgegUp cmqB6pRQI0AvqIrpLL1GjW2g3IPlPXRt0fFPB1bQ2yf6KPBsxbuGyhcmr/Hn0MJbJh z9axrQas3+dyluJ7rrHk9zB3yvN1ZyUj9d/3gIkg= Received: from DFLE104.ent.ti.com (dfle104.ent.ti.com [10.64.6.25]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 0BOBHlAD094322 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 24 Dec 2020 05:17:47 -0600 Received: from DFLE100.ent.ti.com (10.64.6.21) by DFLE104.ent.ti.com (10.64.6.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Thu, 24 Dec 2020 05:17:46 -0600 Received: from fllv0040.itg.ti.com (10.64.41.20) by DFLE100.ent.ti.com (10.64.6.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Thu, 24 Dec 2020 05:17:46 -0600 Received: from a0393678-ssd.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 0BOBGWGK116630; Thu, 24 Dec 2020 05:17:43 -0600 From: Kishon Vijay Abraham I To: Kishon Vijay Abraham I , Vinod Koul , Rob Herring , Nishanth Menon , Philipp Zabel CC: , , Subject: [PATCH v3 14/15] arm64: dts: ti: k3-j721e-common-proc-board: Use external clock for SERDES Date: Thu, 24 Dec 2020 16:46:26 +0530 Message-ID: <20201224111627.32590-15-kishon@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20201224111627.32590-1-kishon@ti.com> References: <20201224111627.32590-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Use external clock for all the SERDES used by PCIe controller. This will make the same clock used by the local SERDES as well as the clock provided to the PCIe connector. Signed-off-by: Kishon Vijay Abraham I --- .../dts/ti/k3-j721e-common-proc-board.dts | 45 +++++++++++++++++++ 1 file changed, 45 insertions(+) -- 2.17.1 diff --git a/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts index 86f7ab511ee8..788126daf91c 100644 --- a/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts @@ -639,6 +639,51 @@ clock-frequency = <100000000>; }; +&wiz0_pll1_refclk { + assigned-clocks = <&wiz0_pll1_refclk>; + assigned-clock-parents = <&cmn_refclk1>; +}; + +&wiz0_refclk_dig { + assigned-clocks = <&wiz0_refclk_dig>; + assigned-clock-parents = <&cmn_refclk1>; +}; + +&serdes0_pll_cmnlc { + assigned-clocks = <&serdes0_pll_cmnlc>; + assigned-clock-parents = <&serdes0_refrcv1>; +}; + +&wiz1_pll1_refclk { + assigned-clocks = <&wiz1_pll1_refclk>; + assigned-clock-parents = <&cmn_refclk1>; +}; + +&wiz1_refclk_dig { + assigned-clocks = <&wiz1_refclk_dig>; + assigned-clock-parents = <&cmn_refclk1>; +}; + +&serdes1_pll_cmnlc { + assigned-clocks = <&serdes1_pll_cmnlc>; + assigned-clock-parents = <&serdes1_refrcv1>; +}; + +&wiz2_pll1_refclk { + assigned-clocks = <&wiz2_pll1_refclk>; + assigned-clock-parents = <&cmn_refclk1>; +}; + +&wiz2_refclk_dig { + assigned-clocks = <&wiz2_refclk_dig>; + assigned-clock-parents = <&cmn_refclk1>; +}; + +&serdes2_pll_cmnlc { + assigned-clocks = <&serdes2_pll_cmnlc>; + assigned-clock-parents = <&serdes2_refrcv1>; +}; + &serdes0 { serdes0_pcie_link: link@0 { reg = <0>;