From patchwork Tue Dec 22 07:05:20 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 346614 Delivered-To: patch@linaro.org Received: by 2002:a02:85a7:0:0:0:0:0 with SMTP id d36csp5095923jai; Mon, 21 Dec 2020 23:08:05 -0800 (PST) X-Google-Smtp-Source: ABdhPJxRrZjL3aiogxNFoFHSYHqmqCjICdZ8jqB259R34pFtyvypisr1rAk4f3SXsADsID1AVdsY X-Received: by 2002:a05:6402:d09:: with SMTP id eb9mr18932715edb.71.1608620884875; Mon, 21 Dec 2020 23:08:04 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1608620884; cv=none; d=google.com; s=arc-20160816; b=pvGluXHDKo3yH1x5ppo10QunWftRS23rZMav4hhbRQe9CSRcQpoTLQZYHOoudSuA+a a7VP2Jlh8yh7I7rw6xHaQD/dpcdpQzGrnvoDPWFy6Wl29y4dEJFq0nQxQe4+8FpqtOon EDJT0lW6UuJOc2k3OnxiJuMCl8KLRcAC9giDZsqi1ZS5eiXLrXF7dSG78ljUDJXe20aL O9gWblGzVWA9Uf+X8AMnlLuOXdp5WUxlNFolxqSIgigy4yDD0HHYCeTUFMAK4p1hTqGR 3COrjHQwZL6sJGswjChIj1/FFW949Z3iSQxkAYgxqIU28jcoYT3/IoTU8+WCH/RoQAzj QIhQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=JZPshwWVVHYyyVCfjW7JfaXlQvyXib/1joMtQSq41ig=; b=H5AlcuQHBEl/uDxInE7YUHav4+cgQrooItwecOrwhsrAKQyz+QEIqBxAlaBVTfgZ1t 0hCJ8aMO5kjFJBLyClRtUz50WQ6vZR9+1VGSi651uvewipGeQviQyjxcjM+9psOgEIhQ s1HjIX2BDWh7ENlUx1LPzWvD93Pw/WwIguvkAXFYbr5WC32vJ/2qGQfRirqyHJuEu9Hq r7HXyd1gHwRGcvRe/T1V73Yl81yQP9VrHzVVdKPODK1bf2ojnEJEfbg6h7nASI70cr2K 6iufeKten0Jur0K/HmI5HLi0EIFtQNCW6p3NSWRJYp++75jduIPRUPOW9uxH2PB6uF7Q YL+w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=iH6ItnEw; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h4si1408831edf.490.2020.12.21.23.08.04; Mon, 21 Dec 2020 23:08:04 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=iH6ItnEw; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725985AbgLVHHb (ORCPT + 7 others); Tue, 22 Dec 2020 02:07:31 -0500 Received: from fllv0015.ext.ti.com ([198.47.19.141]:54114 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726475AbgLVHHT (ORCPT ); Tue, 22 Dec 2020 02:07:19 -0500 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 0BM76GnR064352; Tue, 22 Dec 2020 01:06:16 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1608620776; bh=JZPshwWVVHYyyVCfjW7JfaXlQvyXib/1joMtQSq41ig=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=iH6ItnEwqY88nkpJfjx63ytcaVeKH3yULaQAu4qdx5u6qM6ChypZ4mlOWkUow/+n6 TeQfYOqjeLw/xfe550wm7D41ZTeryAXTQZ54P396Fwq5PhJLoIAUQtlrOq7ygTS2vB lhWmm1ERaQ38+ztnRRkYmnadRLQXzsgYr3E44qPA= Received: from DFLE105.ent.ti.com (dfle105.ent.ti.com [10.64.6.26]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 0BM76GLf033092 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 22 Dec 2020 01:06:16 -0600 Received: from DFLE107.ent.ti.com (10.64.6.28) by DFLE105.ent.ti.com (10.64.6.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Tue, 22 Dec 2020 01:06:15 -0600 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE107.ent.ti.com (10.64.6.28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Tue, 22 Dec 2020 01:06:15 -0600 Received: from a0393678-ssd.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 0BM75N7N050344; Tue, 22 Dec 2020 01:06:13 -0600 From: Kishon Vijay Abraham I To: Kishon Vijay Abraham I , Vinod Koul , Rob Herring , Swapnil Jakhade , , , CC: Nishanth Menon , Philipp Zabel Subject: [PATCH v2 14/14] arm64: dts: ti: k3-j721e-common-proc-board: Re-name "link" name as "phy" Date: Tue, 22 Dec 2020 12:35:20 +0530 Message-ID: <20201222070520.28132-15-kishon@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20201222070520.28132-1-kishon@ti.com> References: <20201222070520.28132-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Commit 66db854b1f62d ("arm64: dts: ti: k3-j721e-common-proc-board: Configure the PCIe instances") and commit 02c35dca2b488 ("arm64: dts: ti: k3-j721e: Enable Super-Speed support for USB0") added PHY DT nodes with node name as "link" However nodes with #phy-cells should be named 'phy' as discussed in [1]. Re-name subnodes of serdes in J721E to 'phy'. [1] -> http://lore.kernel.org/r/20200909203631.GA3026331@bogus Fixes: 66db854b1f62d ("arm64: dts: ti: k3-j721e-common-proc-board: Configure the PCIe instances") Fixes: 02c35dca2b488 ("arm64: dts: ti: k3-j721e: Enable Super-Speed support for USB0") Signed-off-by: Kishon Vijay Abraham I --- arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) -- 2.17.1 diff --git a/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts index 788126daf91c..13ae0d89caf2 100644 --- a/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts @@ -358,7 +358,7 @@ }; &serdes3 { - serdes3_usb_link: link@0 { + serdes3_usb_link: phy@0 { reg = <0>; cdns,num-lanes = <2>; #phy-cells = <0>; @@ -685,7 +685,7 @@ }; &serdes0 { - serdes0_pcie_link: link@0 { + serdes0_pcie_link: phy@0 { reg = <0>; cdns,num-lanes = <1>; #phy-cells = <0>; @@ -695,7 +695,7 @@ }; &serdes1 { - serdes1_pcie_link: link@0 { + serdes1_pcie_link: phy@0 { reg = <0>; cdns,num-lanes = <2>; #phy-cells = <0>; @@ -705,7 +705,7 @@ }; &serdes2 { - serdes2_pcie_link: link@0 { + serdes2_pcie_link: phy@0 { reg = <0>; cdns,num-lanes = <2>; #phy-cells = <0>;