From patchwork Tue Dec 8 12:14:00 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 339730 Delivered-To: patch@linaro.org Received: by 2002:a02:85a7:0:0:0:0:0 with SMTP id d36csp3637738jai; Tue, 8 Dec 2020 04:15:38 -0800 (PST) X-Google-Smtp-Source: ABdhPJy1oO2dJLO8pfdBnej8dl8BW5aEJkKwIT7sT4aef9c4Sb/9+LgnfoZomwbh/otWzVBtoooF X-Received: by 2002:a17:906:d19b:: with SMTP id c27mr23451136ejz.234.1607429738547; Tue, 08 Dec 2020 04:15:38 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1607429738; cv=none; d=google.com; s=arc-20160816; b=ET9S8Ecycv3tyflWQXQ1GyMtk++BeUaldS9VzUC6qFUsccMdIQMaJerODNLh8q24+T ejB5OFwHEnF8rkOcZ2eE2AWqykCgYPi7hCoTXFi9kea3G5PDFuo8equ1s/uZFDkMtw0J 7JBKOHGd4ZDby0bN0HCuMLDlh6UoLF86EQG853mSN2ldnIQs8sglEEwXUSYCjit0r757 v1d0RN6IDlse7S1u9CQrOgo8zwpknRaXRE+3w17LZA6mFiO6AeyqaNcZi52EmCF1Nl0/ N5gG7nJUpHleDmTkrIaedUtCcFwK4y0YnvA+xJ6o2z/EqEjcK5qS9feIEBIndNhmCVZ/ JUaA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=C9A4Sk5yzGnBoQXxaXJoojpAXbsWlJ4ueKRiORr8CZ8=; b=qJjyXdnsmvYh4nrA61kfIipmadhLuNpX1GqdaSw7rvkJ4eHMn+X/0yXCl+9MWWhp/5 4Hbz1jGJ3zvhyyVaSqmPJQSfKnf0C/T6C4Rc/bcimN2sTtkjHziHtTAcfH/rMCbRsNoF a3tTY4XJuhjEuqtmPyS5PJQN8i0BcXBkOGdcMuFxrFt8A8CevBojB18qByJr9OzlmCBm SgeNaeZvQ868+tEDo2is9d1h9zixNLZkQV82eYiJpcmQfdQZRugZ5Rm4bYHeQ7CJXxyy 6oN8L/pEy7ZmBbnHFx7rrJAIl2Ih2ouSm4HlAop6ofwimujNgcchJPJvzLJlqMlKc4f7 6IRQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=aU8AQYyD; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w2si9948757edx.591.2020.12.08.04.15.38; Tue, 08 Dec 2020 04:15:38 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=aU8AQYyD; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729417AbgLHMPh (ORCPT + 6 others); Tue, 8 Dec 2020 07:15:37 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45040 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727524AbgLHMPh (ORCPT ); Tue, 8 Dec 2020 07:15:37 -0500 Received: from mail-pf1-x443.google.com (mail-pf1-x443.google.com [IPv6:2607:f8b0:4864:20::443]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B2513C0617A6 for ; Tue, 8 Dec 2020 04:14:21 -0800 (PST) Received: by mail-pf1-x443.google.com with SMTP id s21so13730941pfu.13 for ; Tue, 08 Dec 2020 04:14:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=C9A4Sk5yzGnBoQXxaXJoojpAXbsWlJ4ueKRiORr8CZ8=; b=aU8AQYyD9RlPyxeHX6sgagW//rSkG7w1RQCw673Z1Tll3iiS2a2GLSf5h/966ARWwK lphXxY8mh5nUNB5m0sXrPINeGZHWzrkSSqIma0f6l4hOd5WrutDCb+FgXUvyzg94fl/Q o9+Qy0iUY5lbddogvn6ASwtVVwzCADyX3lZUKfdHQQr2NqpDJHFOfg3ssBLKUvwq4/MA sTBJeSEZ2coF9SOa1tCwFBaPMHadib/sS4Kym+Ctru+ZLzdTHlFIzIJrj70UWkWZor7Q Qp4fm4yzKw9g5yoRAFAJ3CdCRzov0lgDyC4ytc5C1B/7EGAFPNTh2t7fy9XS+l0rx8xt byLw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=C9A4Sk5yzGnBoQXxaXJoojpAXbsWlJ4ueKRiORr8CZ8=; b=Qta+Lg/jtlB6qVOZ84LsNUPpSGSjsz1BrbG2pbGhfxIwpdJY0Bp5/abAeSIQb6JDGk XVHJExHdpMR6mPjfW5V7J1uJC8U+sXwX03SPvsncI55x7/xEgp6vhqDyxXhqXStTN4TY 3To8w4BbfUrzKtJHZnTTLthpJEZ9muCkadcHIG7Zmka7gMP317aOBdVUDypt4zW63bzy NLtfT/Fogxt0q7Sj3kHaYjLsa/kjOAwyKLHphzBnNOD1BMY5CAFUz53Ilp0Jcq5LdIKY WP6pZbHHDuCz/zSESJ/j/iSZTXaiOmJSEQWsSqrXg/PQp0UWxZb28ZRae3wzhviLszuC KfMw== X-Gm-Message-State: AOAM53268IG4IFgW7l9k1scuTAaMpdqa1M7xldJmARGDrDCUGdfafsrj 0rwY17VVW3Qo1/wvOKtPdD3j X-Received: by 2002:a63:40e:: with SMTP id 14mr15489937pge.420.1607429661277; Tue, 08 Dec 2020 04:14:21 -0800 (PST) Received: from localhost.localdomain ([103.59.133.81]) by smtp.gmail.com with ESMTPSA id v3sm3489889pjn.7.2020.12.08.04.14.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 08 Dec 2020 04:14:20 -0800 (PST) From: Manivannan Sadhasivam X-Google-Original-From: Manivannan Sadhasivam To: lorenzo.pieralisi@arm.com Cc: agross@kernel.org, bjorn.andersson@linaro.org, svarbanov@mm-sol.com, bhelgaas@google.com, linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, mgautam@codeaurora.org, devicetree@vger.kernel.org, truong@codeaurora.org, Manivannan Sadhasivam , Rob Herring Subject: [PATCH v6 1/3] dt-bindings: pci: qcom: Document PCIe bindings for SM8250 SoC Date: Tue, 8 Dec 2020 17:44:00 +0530 Message-Id: <20201208121402.178011-2-mani@kernel.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20201208121402.178011-1-mani@kernel.org> References: <20201208121402.178011-1-mani@kernel.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Manivannan Sadhasivam Document the PCIe DT bindings for SM8250 SoC. The PCIe IP is similar to the one used on SDM845, hence just add the compatible along with the optional "atu" register region. Signed-off-by: Manivannan Sadhasivam Reviewed-by: Bjorn Andersson Acked-by: Rob Herring --- Documentation/devicetree/bindings/pci/qcom,pcie.txt | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) -- 2.25.1 diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie.txt b/Documentation/devicetree/bindings/pci/qcom,pcie.txt index 02bc81bb8b2d..3b55310390a0 100644 --- a/Documentation/devicetree/bindings/pci/qcom,pcie.txt +++ b/Documentation/devicetree/bindings/pci/qcom,pcie.txt @@ -13,6 +13,7 @@ - "qcom,pcie-ipq8074" for ipq8074 - "qcom,pcie-qcs404" for qcs404 - "qcom,pcie-sdm845" for sdm845 + - "qcom,pcie-sm8250" for sm8250 - reg: Usage: required @@ -27,6 +28,7 @@ - "dbi" DesignWare PCIe registers - "elbi" External local bus interface registers - "config" PCIe configuration space + - "atu" ATU address space (optional) - device_type: Usage: required @@ -131,7 +133,7 @@ - "slave_bus" AXI Slave clock -clock-names: - Usage: required for sdm845 + Usage: required for sdm845 and sm8250 Value type: Definition: Should contain the following entries - "aux" Auxiliary clock @@ -206,7 +208,7 @@ - "ahb" AHB reset - reset-names: - Usage: required for sdm845 + Usage: required for sdm845 and sm8250 Value type: Definition: Should contain the following entries - "pci" PCIe core reset