From patchwork Mon Nov 9 17:04:07 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 320938 Delivered-To: patch@linaro.org Received: by 2002:a92:7b12:0:0:0:0:0 with SMTP id w18csp1896832ilc; Mon, 9 Nov 2020 09:04:54 -0800 (PST) X-Google-Smtp-Source: ABdhPJyhnX07rBCzWSlvb38n6TTzrcGONELLcXBUL88zPoRFXw0b2dqCws761bf6yvf67qn9V5vx X-Received: by 2002:a05:6402:1206:: with SMTP id c6mr15999049edw.2.1604941494637; Mon, 09 Nov 2020 09:04:54 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1604941494; cv=none; d=google.com; s=arc-20160816; b=kANFejQ5vaN/Jx3fxutFFwoG01EctZhx1LwYb/sJkcirgxFLxzQsZJplEgu5DpBRV+ E+zSDEASasxuKS6PoN4zQXA+vp3mrieH2V7pxT4PAjXH4fjKsvb266uPuLeWMNT2kx7y KoKPREmQ3k5oeM9pTBYIO2C9m17+ua9RRCKbIr5hro7/+M24nbv2p4wEBOPsPUhw6Crm Shhba64AYE4KI4elvNjLkU5mg42QXJoH6uOvI7ir0juEDx1OEyMHE3Lpv/aB9yhhlfUi lXVHQnTssiz32XoWSgSdbP2TQIwLhYaQ8jvNqiri7N5nU+JA2YzIrSxAxsep1/xz5uA/ nsag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=skXucqkVEo4ozqaLzJQ4k3uek1jMkHvx/RLeYB5uGzg=; b=jxQQtN0ztowK33j43J0/wj8uzKrRgCkp2/z+9nzoqKSbFQGKNHyfTP5ygtsiw6uXdH KKa50IiqQVRT/ORCxp7byfIa8kqodtUW1EOeS2tEpSlwq/rvAWMdejUuwTX6T5+yYM2l u8ODgfN/zHRwqC7g0I3bcVbbOPGwLp2iaMPhvCXBY7MMDc5l+igmqBpXgnFTa0Zz4HV2 8wgbqAOQbejZnbjikx6cBr67ufk4iZL+J15ROFW8mNEMfByTETir9k5fMGHLROYHZLMA QHV4UJclb46LXzlcY/1F1d+2ANvvrJ6EXv/aGQPbBtiGsGfq7yHbP37c0z+CzqR76pUF Prng== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=DUhtlkVa; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z19si7571795edx.461.2020.11.09.09.04.54; Mon, 09 Nov 2020 09:04:54 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=DUhtlkVa; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731161AbgKIREt (ORCPT + 6 others); Mon, 9 Nov 2020 12:04:49 -0500 Received: from fllv0015.ext.ti.com ([198.47.19.141]:45334 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730538AbgKIREs (ORCPT ); Mon, 9 Nov 2020 12:04:48 -0500 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 0A9H4gZ7001747; Mon, 9 Nov 2020 11:04:42 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1604941482; bh=skXucqkVEo4ozqaLzJQ4k3uek1jMkHvx/RLeYB5uGzg=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=DUhtlkVa5EaZAQHHbjssZ1U7jOz+rzY52vSuFp87LbcQ2hqehc97jRjfi0Cs58crN y0pvrNvwhra+a/7m7xnAiXBBfrxVS8DSs8WpTfaqypHqqHNIgjofC0uNfMB0+rpgId bfyoDIhttrxsI4ru24IgFNX2MT7Dftx1oMcVhgdo= Received: from DFLE104.ent.ti.com (dfle104.ent.ti.com [10.64.6.25]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 0A9H4fIq057766 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 9 Nov 2020 11:04:41 -0600 Received: from DFLE102.ent.ti.com (10.64.6.23) by DFLE104.ent.ti.com (10.64.6.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Mon, 9 Nov 2020 11:04:41 -0600 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE102.ent.ti.com (10.64.6.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Mon, 9 Nov 2020 11:04:41 -0600 Received: from a0393678-ssd.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 0A9H4AwY036684; Mon, 9 Nov 2020 11:04:37 -0600 From: Kishon Vijay Abraham I To: Tero Kristo , Nishanth Menon , Rob Herring , Roger Quadros , Lee Jones CC: Kishon Vijay Abraham I , , , Bjorn Helgaas , , Subject: [PATCH v2 5/7] arm64: dts: ti: k3-j7200-main: Add PCIe device tree node Date: Mon, 9 Nov 2020 22:34:07 +0530 Message-ID: <20201109170409.4498-6-kishon@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20201109170409.4498-1-kishon@ti.com> References: <20201109170409.4498-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add PCIe device tree node (both RC and EP) for the single PCIe instance present in j7200. Signed-off-by: Kishon Vijay Abraham I --- arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 57 +++++++++++++++++++++++ 1 file changed, 57 insertions(+) -- 2.17.1 Reviewed-by: Vignesh Raghavendra diff --git a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi index 7668404c178b..38dff212615d 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi @@ -25,6 +25,14 @@ #size-cells = <1>; ranges = <0x00 0x00 0x00100000 0x1c000>; + pcie1_ctrl: syscon@4074 { + compatible = "ti,j721e-system-controller", "syscon", "simple-mfd"; + reg = <0x00004074 0x4>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x4074 0x4074 0x4>; + }; + serdes_ln_ctrl: serdes-ln-ctrl@4080 { compatible = "mmio-mux"; #mux-control-cells = <1>; @@ -478,6 +486,55 @@ }; }; + pcie1_rc: pcie@2910000 { + compatible = "ti,j7200-pcie-host", "ti,j721e-pcie-host"; + reg = <0x00 0x02910000 0x00 0x1000>, + <0x00 0x02917000 0x00 0x400>, + <0x00 0x0d800000 0x00 0x00800000>, + <0x00 0x18000000 0x00 0x00001000>; + reg-names = "intd_cfg", "user_cfg", "reg", "cfg"; + interrupt-names = "link_state"; + interrupts = ; + device_type = "pci"; + ti,syscon-pcie-ctrl = <&pcie1_ctrl>; + max-link-speed = <3>; + num-lanes = <4>; + power-domains = <&k3_pds 240 TI_SCI_PD_EXCLUSIVE>; + clocks = <&k3_clks 240 6>; + clock-names = "fck"; + #address-cells = <3>; + #size-cells = <2>; + bus-range = <0x0 0xf>; + cdns,no-bar-match-nbits = <64>; + vendor-id = /bits/ 16 <0x104c>; + device-id = /bits/ 16 <0xb00f>; + msi-map = <0x0 &gic_its 0x0 0x10000>; + dma-coherent; + ranges = <0x01000000 0x0 0x18001000 0x00 0x18001000 0x0 0x0010000>, + <0x02000000 0x0 0x18011000 0x00 0x18011000 0x0 0x7fef000>; + dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>; + }; + + pcie1_ep: pcie-ep@2910000 { + compatible = "ti,j7200-pcie-ep", "ti,j721e-pcie-ep"; + reg = <0x00 0x02910000 0x00 0x1000>, + <0x00 0x02917000 0x00 0x400>, + <0x00 0x0d800000 0x00 0x00800000>, + <0x00 0x18000000 0x00 0x08000000>; + reg-names = "intd_cfg", "user_cfg", "reg", "mem"; + interrupt-names = "link_state"; + interrupts = ; + ti,syscon-pcie-ctrl = <&pcie1_ctrl>; + max-link-speed = <3>; + num-lanes = <4>; + power-domains = <&k3_pds 240 TI_SCI_PD_EXCLUSIVE>; + clocks = <&k3_clks 240 6>; + clock-names = "fck"; + cdns,max-outbound-regions = <32>; + max-functions = /bits/ 8 <6>; + dma-coherent; + }; + usbss0: cdns-usb@4104000 { compatible = "ti,j721e-usb"; reg = <0x00 0x4104000 0x00 0x100>;