From patchwork Mon Sep 28 15:13:09 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Leizhen \(ThunderTown\)" X-Patchwork-Id: 313666 Delivered-To: patch@linaro.org Received: by 2002:a92:5ad1:0:0:0:0:0 with SMTP id b78csp3393813ilg; Mon, 28 Sep 2020 08:18:32 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyiE2bww+U5Z4mled0iUswFOgoDKCFjwZEgOIQLvs+u0j+uOUGXeAnWVBM+P8bDO+cYdGJ6 X-Received: by 2002:a05:6402:1a48:: with SMTP id bf8mr2294150edb.298.1601306312552; Mon, 28 Sep 2020 08:18:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601306312; cv=none; d=google.com; s=arc-20160816; b=RDwSHi96XGQJRpzJ8xrJDysSX9GSDp/9os7StXvIH10V/23bw8S2ENaJrxDCHk3P2j PNkptEg7uCt8xZYBnINAQCprCcmGwoEJWN1XaTYrpJfsByiFcUItc0n4yuremByEImu6 fgEHzeAA5p7gKaz9C9rk2CFCidGwEn6Dg8w/XmjJJCfBvbQ+ZPwEkIEdHEGpL7rD5qth GQxAEUGbAW6uJLzM8Xe2zXPlvZyoNpc7+ik83nOh7fI1tDe67N4rio0C1QdADUwUAqjR 5Nm6DOv/YriRM7VwfxNAf7dFHjpq6KH/iMOS1pjP6qmV33wL2/nSvw8Wy9bSCgLo3MmG zJwg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=vBY6HV1Qej/RJ01qRTL+9wLFWIqsKm76YvTE5EBi5y0=; b=PTYxshToEyYikY+TNtGRiv5KMzCF2HaUBr7QVspxrnlRRGiVdFiQO8mAuu7AKhaPqZ 96MJShAVHlcAvy/iYJNllDmDPHxHBwdwn3l9/zmP9Hibn7TQRKfb6Ek0useuzGN4u8Zk CPSRBc6O8zO+7TaD9qMmtrHn26eZHwFFjfL6Hp2pUMAshMZp1zqs6PixIWljeC/Z0tm8 ZkKI6PmyGxY5INps5qbkkLQ/PCUf/lOrBe+RNmWc97BiVVfvIc3pKLAWvWEiHwVIbSnC +aeT0MlsA4V9M4sV1Jr+gIwak8pc/sDfkkEl5M3yhYOEr6+37lEj8AVmpCbBym1LIWqF Z3Yw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l18si864473edw.354.2020.09.28.08.18.32; Mon, 28 Sep 2020 08:18:32 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726640AbgI1PR3 (ORCPT + 6 others); Mon, 28 Sep 2020 11:17:29 -0400 Received: from szxga04-in.huawei.com ([45.249.212.190]:14319 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726461AbgI1PR0 (ORCPT ); Mon, 28 Sep 2020 11:17:26 -0400 Received: from DGGEMS408-HUB.china.huawei.com (unknown [172.30.72.60]) by Forcepoint Email with ESMTP id BA40D6108F3A421C3A66; Mon, 28 Sep 2020 23:17:19 +0800 (CST) Received: from thunder-town.china.huawei.com (10.174.177.253) by DGGEMS408-HUB.china.huawei.com (10.3.19.208) with Microsoft SMTP Server id 14.3.487.0; Mon, 28 Sep 2020 23:17:12 +0800 From: Zhen Lei To: Wei Xu , Rob Herring , "Jonathan Cameron" , devicetree , linux-arm-kernel , linux-kernel CC: Zhen Lei , Libin , Kefeng Wang Subject: [PATCH v4 05/20] ARM: debug: add UART early console support for SD5203 Date: Mon, 28 Sep 2020 23:13:09 +0800 Message-ID: <20200928151324.2134-6-thunder.leizhen@huawei.com> X-Mailer: git-send-email 2.26.0.windows.1 In-Reply-To: <20200928151324.2134-1-thunder.leizhen@huawei.com> References: <20200928151324.2134-1-thunder.leizhen@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.174.177.253] X-CFilter-Loop: Reflected Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Kefeng Wang Add support of early console for SD5203. Signed-off-by: Kefeng Wang Signed-off-by: Zhen Lei --- arch/arm/Kconfig.debug | 11 ++++++++++- 1 file changed, 10 insertions(+), 1 deletion(-) -- 1.8.3 diff --git a/arch/arm/Kconfig.debug b/arch/arm/Kconfig.debug index 80000a66a4e3549..d27a7764c3bfb46 100644 --- a/arch/arm/Kconfig.debug +++ b/arch/arm/Kconfig.debug @@ -1086,6 +1086,14 @@ choice on SA-11x0 UART ports. The kernel will check for the first enabled UART in a sequence 3-1-2. + config DEBUG_SD5203_UART + bool "Hisilicon SD5203 Debug UART" + depends on ARCH_SD5203 + select DEBUG_UART_8250 + help + Say Y here if you want kernel low-level debugging support + on SD5203 UART. + config DEBUG_SOCFPGA_UART0 depends on ARCH_SOCFPGA bool "Use SOCFPGA UART0 for low-level debug" @@ -1639,6 +1647,7 @@ config DEBUG_UART_PHYS default 0x11006000 if DEBUG_MT6589_UART0 default 0x11009000 if DEBUG_MT8135_UART3 default 0x16000000 if DEBUG_INTEGRATOR + default 0x1600d000 if DEBUG_SD5203_UART default 0x18000300 if DEBUG_BCM_5301X default 0x18000400 if DEBUG_BCM_HR2 default 0x18010000 if DEBUG_SIRFATLAS7_UART0 @@ -1841,7 +1850,7 @@ config DEBUG_UART_VIRT default 0xfec60000 if DEBUG_SIRFPRIMA2_UART1 default 0xfec90000 if DEBUG_RK32_UART2 default 0xfed0c000 if DEBUG_DAVINCI_DA8XX_UART1 - default 0xfed0d000 if DEBUG_DAVINCI_DA8XX_UART2 + default 0xfed0d000 if DEBUG_DAVINCI_DA8XX_UART2 || DEBUG_SD5203_UART default 0xfed60000 if DEBUG_RK29_UART0 default 0xfed64000 if DEBUG_RK29_UART1 || DEBUG_RK3X_UART2 default 0xfed68000 if DEBUG_RK29_UART2 || DEBUG_RK3X_UART3