From patchwork Mon Sep 28 15:13:23 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Leizhen \(ThunderTown\)" X-Patchwork-Id: 313656 Delivered-To: patch@linaro.org Received: by 2002:a92:5ad1:0:0:0:0:0 with SMTP id b78csp3393262ilg; Mon, 28 Sep 2020 08:17:51 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzOP408jVAI55uDu7T433bTBaEvIN4q+mKf3GigbzOB53/6b72DuGR8rNouF6ZWrmJSmpIG X-Received: by 2002:a17:906:4c89:: with SMTP id q9mr2233017eju.290.1601306271841; Mon, 28 Sep 2020 08:17:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601306271; cv=none; d=google.com; s=arc-20160816; b=0eZd0IoO+3Nk2z+pH2sI+V3ffUw6gpseaLad2oRRLWb58KcPHMS5Z5wwAgNhbu/1cH IDE5qzc5lcGu1iq/Lt/9e01LfvSK3eecSpoYfSNvkw/XKAodIIvApt54KzQZUPE76gqO H6u2tNS2GPnly42KRaMiT4UwTEfZ4O1E40jYfykAeMYkYjBFa+atTP7t2ei/U4VMfYZO fvkPhuu6fdsdjsvBPZqcZxLeOpdfoDB81bjjUznG32gT7QpGsxTKLtZBou1PiwO0v+P1 u01soZD6Yt/YXj3NSls5fBD35MZ1LBSswyoVTTkHdEAZh35zYUyzmVyFAORZyx9OBp43 Oa1A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=s8kfE1GbCj/HZ1N5/iKhBJc049UIDm/SWAZ2BSVMTVY=; b=mjY18u0x0iPoX8V3b2Hgi1JaRk1Z4xac6L57pNx4h1AMCnp1Rnc7V5qsFEs51Z4fow LD7MHxaz1kL2Vqv9+46hJnBBVRCSWQzszAjlzSeKsbdg0/tCCmTqsZve2nZcIAimYjZw N6o1dsjTYMopFsK6tCL+kFxn0z1lSEUWeMjf1akf6nh3FUbbT+dIohnXBojQlVPcxeXk 9OWK0SIHXyVyPgqyYKhIJDo9VgskukIn6C4o6LDDHZDD27VU0WP6eJNEfGBT5zQDOIMw erzSGLPtErOIXFXUhj5OZwwyeX1ddBrUjwQOfeMKgUnE/me1OdyI+70aSzwA4aJpmxHg 2Vvg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id la6si779104ejb.696.2020.09.28.08.17.51; Mon, 28 Sep 2020 08:17:51 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726573AbgI1PRu (ORCPT + 6 others); Mon, 28 Sep 2020 11:17:50 -0400 Received: from szxga05-in.huawei.com ([45.249.212.191]:14260 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726693AbgI1PRi (ORCPT ); Mon, 28 Sep 2020 11:17:38 -0400 Received: from DGGEMS408-HUB.china.huawei.com (unknown [172.30.72.60]) by Forcepoint Email with ESMTP id D4BB6B6F12FD7EBCC3EA; Mon, 28 Sep 2020 23:17:29 +0800 (CST) Received: from thunder-town.china.huawei.com (10.174.177.253) by DGGEMS408-HUB.china.huawei.com (10.3.19.208) with Microsoft SMTP Server id 14.3.487.0; Mon, 28 Sep 2020 23:17:20 +0800 From: Zhen Lei To: Wei Xu , Rob Herring , "Jonathan Cameron" , devicetree , linux-arm-kernel , linux-kernel CC: Zhen Lei , Libin , Kefeng Wang Subject: [PATCH v4 19/20] dt-bindings: arm: hisilicon: convert hisilicon, hi6220-sramctrl bindings to json-schema Date: Mon, 28 Sep 2020 23:13:23 +0800 Message-ID: <20200928151324.2134-20-thunder.leizhen@huawei.com> X-Mailer: git-send-email 2.26.0.windows.1 In-Reply-To: <20200928151324.2134-1-thunder.leizhen@huawei.com> References: <20200928151324.2134-1-thunder.leizhen@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.174.177.253] X-CFilter-Loop: Reflected Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Convert the Hisilicon Hi6220 SRAM controller binding to DT schema format using json-schema. Signed-off-by: Zhen Lei --- .../controller/hisilicon,hi6220-sramctrl.txt | 16 --------- .../controller/hisilicon,hi6220-sramctrl.yaml | 38 ++++++++++++++++++++++ 2 files changed, 38 insertions(+), 16 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,hi6220-sramctrl.txt create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,hi6220-sramctrl.yaml -- 1.8.3 diff --git a/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,hi6220-sramctrl.txt b/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,hi6220-sramctrl.txt deleted file mode 100644 index 086b7acccc5edc4..000000000000000 --- a/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,hi6220-sramctrl.txt +++ /dev/null @@ -1,16 +0,0 @@ -Hisilicon Hi6220 SRAM controller - -Required properties: -- compatible : "hisilicon,hi6220-sramctrl", "syscon" -- reg : Register address and size - -Hisilicon's SoCs use sram for multiple purpose; on Hi6220 there have several -SRAM banks for power management, modem, security, etc. Further, use "syscon" -managing the common sram which can be shared by multiple modules. - -Example: - /*for Hi6220*/ - sram: sram@fff80000 { - compatible = "hisilicon,hi6220-sramctrl", "syscon"; - reg = <0x0 0xfff80000 0x0 0x12000>; - }; diff --git a/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,hi6220-sramctrl.yaml b/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,hi6220-sramctrl.yaml new file mode 100644 index 000000000000000..4ac1e14420ecfe7 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,hi6220-sramctrl.yaml @@ -0,0 +1,38 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/hisilicon/controller/hisilicon,hi6220-sramctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Hisilicon Hi6220 SRAM controller + +maintainers: + - Wei Xu + +description: | + Hisilicon's SoCs use SRAM for consistency purpose; on Hi6220 there have + several SRAM banks for power management, modem, security, etc. Further, use + "syscon" managing the common sram which can be shared by multiple modules. + +properties: + compatible: + items: + - const: hisilicon,hi6220-sramctrl + - const: syscon + + reg: + description: Register address and size + maxItems: 1 + +required: + - compatible + - reg + +examples: + - | + /* for Hi6220 */ + sram: sram@fff80000 { + compatible = "hisilicon,hi6220-sramctrl", "syscon"; + reg = <0xfff80000 0x12000>; + }; +...