From patchwork Sun Sep 27 06:21:25 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Leizhen \(ThunderTown\)" X-Patchwork-Id: 313597 Delivered-To: patch@linaro.org Received: by 2002:a92:5ad1:0:0:0:0:0 with SMTP id b78csp2398411ilg; Sat, 26 Sep 2020 23:28:24 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxaGo3UBXNxzdfWbc+hdyE0yys1DF2ALkkCH0qK1l1LT9h6D2Gij8HQvhC4cmGNQOj7nOhh X-Received: by 2002:a17:906:1909:: with SMTP id a9mr10000977eje.127.1601188104302; Sat, 26 Sep 2020 23:28:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601188104; cv=none; d=google.com; s=arc-20160816; b=tXJZcyrWFHwNISgOAv+CpNdNRz0hSu1UMVroR2Y1NVC4FfNeeOqePm4KTXYpDbspLC w9P9Kb58bYxRfiFQYj0iDoKi0IcybLyut7QKUtqgnnR5R3KkA01jowTOiJJGtoMy2voT ThMyAfqdTnQEsAzLABMK4vDT6qsHwaLd8AMlQjg4wjf8z2bPI14w4w554y07zJRiuyOh OyylVy27po3+5L0+sjmfb6BJ1txWgGB1V8FQCyoNiZdl4z7Ggdc6J5mi6bBO2HIme+Kz ml4By5Yw+w1Q7or0WpsAk3y5/o7X1dz8CmBUWhoZy5R7+OFuRNwTPrPujHcPjFycYF76 d3jg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=Um9fc2s9MUeQBoLZ3xiz0fUgOq/SRkxbUMSqm6eKjVk=; b=y3gqLdw0wjVwa4bg/gdWjNbG3/60c5Q5zXELah6ts3NjNTYSrWIrSw9ky4qjuVyC0V 4Tn4GOOCL+24TdLQ335YVHcIjxNtsjwnIueSbZrvV66SFmWgozUfM1qqoyF/WGExaJ3J Y90NK1PewitHTd+LkcJxyWWwlzRPmwcxgkqe2QYxeKmlrPSlwyiqhIxHnu09s+kwpJxr ZLEeWdW4u8As79bzdOLvfVDzjub4s9P/XWBD0hYIaCSRWAoDD1XBet2ePPlF77eE7V3F COh87yr23YHWNlm5Mn8r7DcNOe4338gHZP/jaOmk82WKXgwAh/0BIkfG+SSNkRxtXsSp P1ig== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id qt16si4926110ejb.352.2020.09.26.23.28.24; Sat, 26 Sep 2020 23:28:24 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730559AbgI0G2K (ORCPT + 6 others); Sun, 27 Sep 2020 02:28:10 -0400 Received: from szxga04-in.huawei.com ([45.249.212.190]:14295 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1730392AbgI0G1A (ORCPT ); Sun, 27 Sep 2020 02:27:00 -0400 Received: from DGGEMS406-HUB.china.huawei.com (unknown [172.30.72.58]) by Forcepoint Email with ESMTP id ADA47A8D8515184FE5C6; Sun, 27 Sep 2020 14:26:57 +0800 (CST) Received: from thunder-town.china.huawei.com (10.174.177.253) by DGGEMS406-HUB.china.huawei.com (10.3.19.206) with Microsoft SMTP Server id 14.3.487.0; Sun, 27 Sep 2020 14:26:50 +0800 From: Zhen Lei To: Wei Xu , Rob Herring , devicetree , linux-arm-kernel , linux-kernel CC: Zhen Lei , Libin , Kefeng Wang Subject: [PATCH v3 17/21] dt-bindings: arm: hisilicon: convert hisilicon, hi6220-aoctrl bindings to json-schema Date: Sun, 27 Sep 2020 14:21:25 +0800 Message-ID: <20200927062129.4573-18-thunder.leizhen@huawei.com> X-Mailer: git-send-email 2.26.0.windows.1 In-Reply-To: <20200927062129.4573-1-thunder.leizhen@huawei.com> References: <20200927062129.4573-1-thunder.leizhen@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.174.177.253] X-CFilter-Loop: Reflected Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Convert the Hisilicon Hi6220 Power Always ON domain controller binding to DT schema format using json-schema. Signed-off-by: Zhen Lei --- .../controller/hi3620/hisilicon,hi6220-aoctrl.txt | 18 ---------- .../controller/hi3620/hisilicon,hi6220-aoctrl.yaml | 42 ++++++++++++++++++++++ 2 files changed, 42 insertions(+), 18 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hi3620/hisilicon,hi6220-aoctrl.txt create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hi3620/hisilicon,hi6220-aoctrl.yaml -- 1.8.3 diff --git a/Documentation/devicetree/bindings/arm/hisilicon/controller/hi3620/hisilicon,hi6220-aoctrl.txt b/Documentation/devicetree/bindings/arm/hisilicon/controller/hi3620/hisilicon,hi6220-aoctrl.txt deleted file mode 100644 index 8f70ac0ebbdf252..000000000000000 --- a/Documentation/devicetree/bindings/arm/hisilicon/controller/hi3620/hisilicon,hi6220-aoctrl.txt +++ /dev/null @@ -1,18 +0,0 @@ -Hisilicon Hi6220 Power Always ON domain controller - -Required properties: -- compatible : "hisilicon,hi6220-aoctrl" -- reg : Register address and size -- #clock-cells: should be set to 1, many clock registers are defined - under this controller and this property must be present. - -Hisilicon designs this system controller to control the power always -on domain for mobile platform. - -Example: - /*for Hi6220*/ - ao_ctrl: ao_ctrl@f7800000 { - compatible = "hisilicon,hi6220-aoctrl", "syscon"; - reg = <0x0 0xf7800000 0x0 0x2000>; - #clock-cells = <1>; - }; \ No newline at end of file diff --git a/Documentation/devicetree/bindings/arm/hisilicon/controller/hi3620/hisilicon,hi6220-aoctrl.yaml b/Documentation/devicetree/bindings/arm/hisilicon/controller/hi3620/hisilicon,hi6220-aoctrl.yaml new file mode 100644 index 000000000000000..9e7c7add1caa469 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/hisilicon/controller/hi3620/hisilicon,hi6220-aoctrl.yaml @@ -0,0 +1,42 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/hisilicon/controller/hi3620/hisilicon,hi6220-aoctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Hisilicon Hi6220 Power Always ON domain controller + +maintainers: + - Wei Xu + +description: | + Hisilicon designs this system controller to control the power always + on domain for mobile platform. + +properties: + compatible: + items: + - const: hisilicon,hi6220-aoctrl + - const: syscon + + reg: + description: Register address and size + maxItems: 1 + + '#clock-cells': + const: 1 + +required: + - compatible + - reg + - '#clock-cells' + +examples: + - | + /*for Hi6220*/ + ao_ctrl: ao_ctrl@f7800000 { + compatible = "hisilicon,hi6220-aoctrl", "syscon"; + reg = <0xf7800000 0x2000>; + #clock-cells = <1>; + }; +... \ No newline at end of file