From patchwork Fri Sep 25 10:31:12 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 313469 Delivered-To: patch@linaro.org Received: by 2002:a92:5ad1:0:0:0:0:0 with SMTP id b78csp998124ilg; Fri, 25 Sep 2020 03:31:52 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzuQ6wV9DGutCJXUVQILjSeWJjmBJZloYwKbOpsGuFUp0BQEPVtp1k4f5fv2gLn8p1PiOfQ X-Received: by 2002:a05:6402:17b5:: with SMTP id j21mr522678edy.276.1601029912021; Fri, 25 Sep 2020 03:31:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601029912; cv=none; d=google.com; s=arc-20160816; b=Vt7wSEuFJJq4++B4UKeN45vERoYu5cLNG26Lk8tr/fs5Bxe5tNZIt5nDt5TNXhzrPR Ls39WKS7/lmHN+MUPs57VIcGnjIQwTy6t1vveJAfA+YaJxhC5pyaSBbDzqZjRAB2hqhg YWD7py1/lQMfJ2S5YUvKU4lL8gDIJYvY7nF0Eansym/UQQBsQJlCR+CU3qbf9RPip2D2 eX7U8GtcafWbcZJiYmeKlb/rhI3IExGDdWZR7OSXuHURIVtinw/gpZk/WJ2GTCdagRYY wo28Vf03eA4s21kwjgbRGAITlEUv94I1y/npeYna3qecfFzCfcm1TjejE6fwBWOSU82G ZFxQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=hLnWR4evaA6k5JcpTnqiMDGjsxjllMiiAGlGQ8F3HZE=; b=GaPq43jr58wzBZcBY+xzHY/dklCdmSJPk98HsQu7g8aQNuSm0Iw0PSW09VhR63s3Fq XZ5Uxq/yZeSSE3qQ6dSaojpCwulfP/TWCLawz8wOo2Jf3xpbTGZ7U+YqF48/zg22Iobl AnYg7S7r4AIDRRhNIBOkEzBhsVy4i29P/YiRmFPG9HqDMAsVk0AKGlxPyZB9C0HYkTi5 bTtb+GTib/hjIcPJnqgcrvB0ZBhFjl30nvId8sdsLtH7S6kqxmNOIbHHGwOw7kqRS1b5 VGc/OtZID6xqGPV6lEweOvAWPZK/kLfBaRd//32/zJKZhgdqBxuh82g0NbtZFhvsk9EW ziHA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=I2FfxD4g; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id b4si1472833edt.521.2020.09.25.03.31.51; Fri, 25 Sep 2020 03:31:52 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=I2FfxD4g; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728185AbgIYKbt (ORCPT + 6 others); Fri, 25 Sep 2020 06:31:49 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45302 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728043AbgIYKbi (ORCPT ); Fri, 25 Sep 2020 06:31:38 -0400 Received: from mail-wm1-x341.google.com (mail-wm1-x341.google.com [IPv6:2a00:1450:4864:20::341]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 97015C0613D9 for ; Fri, 25 Sep 2020 03:31:35 -0700 (PDT) Received: by mail-wm1-x341.google.com with SMTP id e2so2726605wme.1 for ; Fri, 25 Sep 2020 03:31:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=hLnWR4evaA6k5JcpTnqiMDGjsxjllMiiAGlGQ8F3HZE=; b=I2FfxD4giNKc0qMqwWrLHvtQKw37BxU5gISpC6gnZY7NLfu4SlKU5yF4Qtam+Lcr48 uYJW4vMa07Vuazslzb/HremwAi2v1M6YutCmSyB1pXWCI3fpEOLLoXnvyPSJNKM2Trus h/rm1oCsWV4JGz1Cg8hZe4NFqX1zlSyaAPb/2lmK/U6Y/1Fzc6myqdzKH14bZv0xeHaI 8kzT99e1DqxWtPKO3vPXdfHNY/Sbl/zV2fg9rnXwbMh001GuMnYzCmOSRCU5EjEpghVc 5f4G1j7cR8x8xSQo1/ED1E96U6JiOAsGOZrzONO5LV3SuF7r9A9SaOEGdnO4HZBjHQjW QX9w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=hLnWR4evaA6k5JcpTnqiMDGjsxjllMiiAGlGQ8F3HZE=; b=G4HAJqdwWjmIo0CIp3MPhO26uLaqO5Cb3kzGDvyx+3of0dUq7gEAu/LeOd18+9/tdK gqBbXkajNtM6BIVCA7jb3zdwDV95gPYpkGpAu+tKuNcVto3PzI4akYtIGjb7+Pdjm4wR DodcfGhzdvhVOpNOAhMLjG0lcxsw62Oe1PLbkOL9+ZEfNmSdlpjOuDuYzRGsDB2IsG0s XLzNna89NSWFr1nenSyC65XyvAaJlYRd6tIx++RQa11ly23qNT2kT93hLCiIx+/Rbut/ 6HwMudsvWYAIOdMFhSEQYOIVCFQ5vUpiHyolRAM+08i0jJ0sX2ougMewwEIVOOoMvcyL YR+A== X-Gm-Message-State: AOAM5328CbyJcRwu37b/pt27W0c3NpS1R2Gqmoq/KptilXwP6SpQwMEN +xRR54ik/KxU7+l3cwvMwOcj8Q== X-Received: by 2002:a1c:6555:: with SMTP id z82mr2363754wmb.101.1601029894115; Fri, 25 Sep 2020 03:31:34 -0700 (PDT) Received: from srini-hackbox.lan (cpc86377-aztw32-2-0-cust226.18-1.cable.virginm.net. [92.233.226.227]) by smtp.gmail.com with ESMTPSA id 11sm2354907wmi.14.2020.09.25.03.31.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Sep 2020 03:31:33 -0700 (PDT) From: Srinivas Kandagatla To: sboyd@kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org Cc: bjorn.andersson@linaro.org, mturquette@baylibre.com, robh+dt@kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH v2 1/4] dt-bindings: clock: Add support for LPASS Audio Clock Controller Date: Fri, 25 Sep 2020 11:31:12 +0100 Message-Id: <20200925103115.15191-2-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20200925103115.15191-1-srinivas.kandagatla@linaro.org> References: <20200925103115.15191-1-srinivas.kandagatla@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Audio Clock controller is a block inside LPASS which controls 2 Glitch free muxes to LPASS codec Macros. Signed-off-by: Srinivas Kandagatla --- .../bindings/clock/qcom,audiocc-sm8250.yaml | 58 +++++++++++++++++++ .../clock/qcom,sm8250-lpass-audiocc.h | 13 +++++ 2 files changed, 71 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/qcom,audiocc-sm8250.yaml create mode 100644 include/dt-bindings/clock/qcom,sm8250-lpass-audiocc.h -- 2.21.0 diff --git a/Documentation/devicetree/bindings/clock/qcom,audiocc-sm8250.yaml b/Documentation/devicetree/bindings/clock/qcom,audiocc-sm8250.yaml new file mode 100644 index 000000000000..915d76206ad0 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/qcom,audiocc-sm8250.yaml @@ -0,0 +1,58 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/qcom,audiocc-sm8250.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Clock bindings for LPASS Audio Clock Controller on SM8250 SoCs + +maintainers: + - Srinivas Kandagatla + +description: | + The clock consumer should specify the desired clock by having the clock + ID in its "clocks" phandle cell. + See include/dt-bindings/clock/qcom,sm8250-lpass-audiocc.h for the full list + of Audio Clock controller clock IDs. + +properties: + compatible: + const: qcom,sm8250-lpass-audiocc + + reg: + maxItems: 1 + + '#clock-cells': + const: 1 + + clocks: + items: + - description: LPASS Core voting clock + - description: Glitch Free Mux register clock + + clock-names: + items: + - const: core + - const: bus + +required: + - compatible + - reg + - '#clock-cells' + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + #include + #include + clock-controller@3300000 { + #clock-cells = <1>; + compatible = "qcom,sm8250-lpass-audiocc"; + reg = <0x03300000 0x30000>; + clocks = <&q6afecc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6afecc LPASS_CLK_ID_TX_CORE_MCLK LPASS_CLK_ATTRIBUTE_COUPLE_NO>; + clock-names = "core", "bus"; + }; diff --git a/include/dt-bindings/clock/qcom,sm8250-lpass-audiocc.h b/include/dt-bindings/clock/qcom,sm8250-lpass-audiocc.h new file mode 100644 index 000000000000..a1aa6cb5d840 --- /dev/null +++ b/include/dt-bindings/clock/qcom,sm8250-lpass-audiocc.h @@ -0,0 +1,13 @@ +/* SPDX-License-Identifier: GPL-2.0 */ + +#ifndef _DT_BINDINGS_CLK_LPASS_AUDIOCC_SM8250_H +#define _DT_BINDINGS_CLK_LPASS_AUDIOCC_SM8250_H + +/* From AudioCC */ +#define LPASS_CDC_WSA_NPL 0 +#define LPASS_CDC_WSA_MCLK 1 +#define LPASS_CDC_RX_MCLK 2 +#define LPASS_CDC_RX_NPL 3 +#define LPASS_CDC_RX_MCLK_MCLK2 4 + +#endif /* _DT_BINDINGS_CLK_LPASS_AUDIOCC_SM8250_H */