From patchwork Fri Sep 18 15:38:28 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Grygorii Strashko X-Patchwork-Id: 313203 Delivered-To: patch@linaro.org Received: by 2002:a92:5ad1:0:0:0:0:0 with SMTP id b78csp1440993ilg; Fri, 18 Sep 2020 08:39:04 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzXqx/WyS+C8dgmEfSC+jNIy4gmMCwDa4ROZqZD0mPNZDys3vjSm54A9KdCouwLVuV9kcqD X-Received: by 2002:aa7:c38a:: with SMTP id k10mr40233554edq.325.1600443544616; Fri, 18 Sep 2020 08:39:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1600443544; cv=none; d=google.com; s=arc-20160816; b=FwBRBXTcUupxv7BwNzv7emKww1tdWvulEq1cSJ8dX5Dp7CW8kumjACtjhgLs8LE6ju lu0nPv9JhPDq3DP6bMamX8BUSYAw4ZwSYiR7NNQ22nD58i7yjjahf8gXbSleSlsycXFB i0twQSt7oyWc8EbCiNDPc6FqvwVWXyavYBn6ME6gLIaRNWm583HPfKOzCfc1A24wJj9T h0+7yY01SdTMcdcSPG1I0bOqHt1y+fw35P4+F+qatlhUg7IYiv/40u69nHA8A977H7kK 1pT8zShfVC3/eay4PUEhBNM7ZQ8iz79iHB0C6F4/bG3TdJbfOjXWtxoaBAVRB6wS/h2z 9yhA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=Xpkc999VL1q+aCe7qStcFHCXh85l2a98/PejKs0Xb38=; b=aToUVwoUfeqmLQdRETDW56Dm5XUrz3iGaPr9IjIX0U1QpNf1wBjDNHgsZ5K4ZqtmeX glxmfy76KxI0XhJXuqUwb0IAsyCOdJeo/GkmLF6wlizfkjmnIpckOTOFNLmYTaNuQttg WesJZoXHlTcg8lRYFZCzcsZpGTgIH9DDKKulllLab8oETAmlf9K/BJe2ziPy17DIDKwU BBVY/G9/eQkp+6ce6+fICyK7kwLd0rMg7dppdLTXpUVSOvPt7zvElBzgr4dn8IUEVoXK 8uNZ7MNCoEFosLcCqep+IWShgU7/GFBReV3TXy0lOWMnujjs+zxwUyG4mEbETzxc33B6 D/9w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=yDzcKFut; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id x1si2408616ejw.494.2020.09.18.08.39.04; Fri, 18 Sep 2020 08:39:04 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=yDzcKFut; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726115AbgIRPjD (ORCPT + 6 others); Fri, 18 Sep 2020 11:39:03 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:42340 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725955AbgIRPjD (ORCPT ); Fri, 18 Sep 2020 11:39:03 -0400 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 08IFctWP029256; Fri, 18 Sep 2020 10:38:55 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1600443535; bh=Xpkc999VL1q+aCe7qStcFHCXh85l2a98/PejKs0Xb38=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=yDzcKFutiljP+DfjEsTSjSFbjndM3NaoNwbyLHFNSgqTB6gG1wdVqr13Wri/9xuJy IBhX340YfNGTfbEucKn3Rs0pwze5oSSzZbK340YCziNOYYx0Lc5gpBAUs0xV8AAWxf ZZWekjcLeQpSs6VbbQqWc77ZTnM6NIHla2mJ6b/I= Received: from DFLE115.ent.ti.com (dfle115.ent.ti.com [10.64.6.36]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 08IFct2h024588 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 18 Sep 2020 10:38:55 -0500 Received: from DFLE114.ent.ti.com (10.64.6.35) by DFLE115.ent.ti.com (10.64.6.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Fri, 18 Sep 2020 10:38:55 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE114.ent.ti.com (10.64.6.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Fri, 18 Sep 2020 10:38:55 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 08IFcsxD014767; Fri, 18 Sep 2020 10:38:54 -0500 From: Grygorii Strashko To: Tero Kristo , Rob Herring , Nishanth Menon CC: Peter Ujfalusi , Sekhar Nori , , , , Vignesh Raghavendra , Suman Anna , Kishon Vijay Abraham I , Grygorii Strashko Subject: [PATCH v3 3/4] arm64: dts: ti: k3-j7200-mcu: add mcu cpsw nuss node Date: Fri, 18 Sep 2020 18:38:28 +0300 Message-ID: <20200918153829.14686-4-grygorii.strashko@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200918153829.14686-1-grygorii.strashko@ti.com> References: <20200918153829.14686-1-grygorii.strashko@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add DT node for The TI j7200 MCU SoC Gigabit Ethernet two ports Switch subsystem (MCU CPSW NUSS). Signed-off-by: Grygorii Strashko Tested-by: Kishon Vijay Abraham I --- .../boot/dts/ti/k3-j7200-mcu-wakeup.dtsi | 74 +++++++++++++++++++ 1 file changed, 74 insertions(+) -- 2.17.1 diff --git a/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi b/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi index 7ecdfdb46436..a994276a8b3d 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi @@ -34,6 +34,20 @@ }; }; + mcu_conf: syscon@40f00000 { + compatible = "syscon", "simple-mfd"; + reg = <0x0 0x40f00000 0x0 0x20000>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x0 0x40f00000 0x20000>; + + phy_gmii_sel: phy@4040 { + compatible = "ti,am654-phy-gmii-sel"; + reg = <0x4040 0x4>; + #phy-cells = <1>; + }; + }; + chipid@43000014 { compatible = "ti,am654-chipid"; reg = <0x00 0x43000014 0x00 0x4>; @@ -136,4 +150,64 @@ ti,sci-rm-range-rflow = <0x00>; /* GP RFLOW */ }; }; + + mcu_cpsw: ethernet@46000000 { + compatible = "ti,j721e-cpsw-nuss"; + #address-cells = <2>; + #size-cells = <2>; + reg = <0x0 0x46000000 0x0 0x200000>; + reg-names = "cpsw_nuss"; + ranges = <0x0 0x0 0x0 0x46000000 0x0 0x200000>; + dma-coherent; + clocks = <&k3_clks 18 21>; + clock-names = "fck"; + power-domains = <&k3_pds 18 TI_SCI_PD_EXCLUSIVE>; + + dmas = <&mcu_udmap 0xf000>, + <&mcu_udmap 0xf001>, + <&mcu_udmap 0xf002>, + <&mcu_udmap 0xf003>, + <&mcu_udmap 0xf004>, + <&mcu_udmap 0xf005>, + <&mcu_udmap 0xf006>, + <&mcu_udmap 0xf007>, + <&mcu_udmap 0x7000>; + dma-names = "tx0", "tx1", "tx2", "tx3", + "tx4", "tx5", "tx6", "tx7", + "rx"; + + ethernet-ports { + #address-cells = <1>; + #size-cells = <0>; + + cpsw_port1: port@1 { + reg = <1>; + ti,mac-only; + label = "port1"; + ti,syscon-efuse = <&mcu_conf 0x200>; + phys = <&phy_gmii_sel 1>; + }; + }; + + davinci_mdio: mdio@f00 { + compatible = "ti,cpsw-mdio","ti,davinci_mdio"; + reg = <0x0 0xf00 0x0 0x100>; + #address-cells = <1>; + #size-cells = <0>; + clocks = <&k3_clks 18 21>; + clock-names = "fck"; + bus_freq = <1000000>; + }; + + cpts@3d000 { + compatible = "ti,am65-cpts"; + reg = <0x0 0x3d000 0x0 0x400>; + clocks = <&k3_clks 18 2>; + clock-names = "cpts"; + interrupts-extended = <&gic500 GIC_SPI 858 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "cpts"; + ti,cpts-ext-ts-inputs = <4>; + ti,cpts-periodic-outputs = <2>; + }; + }; };