From patchwork Thu Sep 17 08:26:21 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 313007 Delivered-To: patch@linaro.org Received: by 2002:a92:5ad1:0:0:0:0:0 with SMTP id b78csp227793ilg; Thu, 17 Sep 2020 01:26:41 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyqDFB1Keje5N+DgwXWcTOCN+1G0VCNTTFxOCLxsrQp/1Sr5UOVumJrD0CpAqWp+rTL/pk5 X-Received: by 2002:a17:907:6f6:: with SMTP id yh22mr29539796ejb.268.1600331201436; Thu, 17 Sep 2020 01:26:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1600331201; cv=none; d=google.com; s=arc-20160816; b=HrpL4ZOxu/Z47Lwv5oQwen11mGlbjkBm0v2bPr6d2VHMaDBr+ZNO9cASP1EuNoma6M Rcfaff6ftBqLNgYk5k6f+01/6PahT5ARCidrOSmeKhtSPmqYGvgJ9vvVTaAzFHn+ykDt DoB/75kHtIOVned1TW2w1P1iFrIJZqmPrLfphWfl9DVrOgK9ISt+EWrFWyggAETPGoUS zh7Ihk+gE8tlC8iTDB3LeK4mZP5kzhIZ1Nv/MTy372fkGYcckG23XnT4qveglahSEAH2 IGGDDAhyvJ8Fq4XbWuRlEeVwYVOsfjrv/z4rzHsK6VgpWz0Qjko6UIWtj4IyiFyNS2Wb ft/w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=E9jyVu0k3eRY7h2H387hr4y+DVkcJDyudhDSHAOQrBM=; b=qhOVd0c9JmyjXbKZ4uRO97djj+R11BfjVW34BBgh6Rsu/bVdwaqhGHpVGwHXsQZKN3 unaRcP2XW9vn/Mp/mZ7hnpo7h8RkDXKpVAvAFGmNRHRFAL9uC+W1lKS23PNdmI7XoIF9 nGMbGdrRfStpDX3l6Bou0v+2dvN8tm+hOkmriyilVk9mg4tGwK66xuMyDm7XUvCpXXqY HyWLtn960Mmpt9naxJPVD4KTTX2NTK6V1Y/qEmV6xN0YGjniszwBGVsxrfsFQw2Cw+6l 7fQjtppHn8AN5cY4DES3MN2J5p7DXgBW5yN6PhQWyowCLncBUcxepkG18c/mg15oQL9q F65Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=vPYDOcut; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d17si13320024edy.180.2020.09.17.01.26.41; Thu, 17 Sep 2020 01:26:41 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=vPYDOcut; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726390AbgIQI0k (ORCPT + 6 others); Thu, 17 Sep 2020 04:26:40 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58994 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726379AbgIQI0i (ORCPT ); Thu, 17 Sep 2020 04:26:38 -0400 Received: from mail-pj1-x1042.google.com (mail-pj1-x1042.google.com [IPv6:2607:f8b0:4864:20::1042]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CA4D3C061788 for ; Thu, 17 Sep 2020 01:26:37 -0700 (PDT) Received: by mail-pj1-x1042.google.com with SMTP id v14so855230pjd.4 for ; Thu, 17 Sep 2020 01:26:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=E9jyVu0k3eRY7h2H387hr4y+DVkcJDyudhDSHAOQrBM=; b=vPYDOcutscb6zurX/ZYNHhwdYROdWO0Bgz54XIcvmFBpmb60v7EbRiQYjw86KYMJqR PefGviww/sjtUIojtdhGxXBE0FVTsOuhWwrwKLig6xBqNtBubL/4ULkiePAN2tsyHzW9 79b4DHPNOm4m7L+NI17hTzfaRWnmvGWE6iVmDVF4/q4DUa19WpjLI4LDDMZ8FKtz4gy7 GT3aKVniKO+7eFojDq1kuLXw3QSqG9W3caxXcFLd9GEVR8jzomBJ1U0S57SQ065RoAUN b/DRQXjmCd/85vvqOZjOpfftUPL1vr36Svzi21w5/Vr7q+zprA0i19Q+lbJAFglzf4BX PAzw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=E9jyVu0k3eRY7h2H387hr4y+DVkcJDyudhDSHAOQrBM=; b=Lg2N88LHHx8rf4qHTf/aAwJAFdG59rPgcPWts7wH7xfRNX/fyrOlziqAAxqpiVDezE NA8Ag3N5eGWvRd3cEGLJPa34kv8PS9iF5qq5aXPUzmJNx/ayF7nUn3Kkoccx1IjQOeCy gkNxF9e8a+0R2QNUoMBCQieYRF96eKeyXABjrUvAZX5BQytCog65vApiTWcq/PWvT8IG bAqv8uFfFjHHv1zakqFPexLMQVGbenGgdjRGz4C76nNNFXw5/Fg6RVTLgS8yinhANswE sEZbZlSSXA8EAQNXmQ4wp3GncXYHkEk75fhLlGRZLoi1vSpSCkhccbCEFwix4eBGNuUn zsyw== X-Gm-Message-State: AOAM530TkXfZs60E8l6Kn0zDOb0TyLxys16OdvHGU4aKVAIg36nZGAG8 rLHyxIx2FM8iGX8WhcnTD+oY X-Received: by 2002:a17:90b:a44:: with SMTP id gw4mr7136357pjb.26.1600331197318; Thu, 17 Sep 2020 01:26:37 -0700 (PDT) Received: from Mani-XPS-13-9360.localdomain ([103.59.133.81]) by smtp.gmail.com with ESMTPSA id g129sm8233194pfb.9.2020.09.17.01.26.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 17 Sep 2020 01:26:36 -0700 (PDT) From: Manivannan Sadhasivam To: agross@kernel.org, bjorn.andersson@linaro.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, dmitry.baryshkov@linaro.org, Jonathan Marek Subject: [PATCH 2/3] arm64: dts: qcom: sm8250: Add USB and PHY device nodes Date: Thu, 17 Sep 2020 13:56:21 +0530 Message-Id: <20200917082622.6823-3-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200917082622.6823-1-manivannan.sadhasivam@linaro.org> References: <20200917082622.6823-1-manivannan.sadhasivam@linaro.org> Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Jonathan Marek Add device nodes for the USB3 controller, QMP SS PHY and SNPS HS PHY. Signed-off-by: Jonathan Marek --- arch/arm64/boot/dts/qcom/sm8250.dtsi | 180 +++++++++++++++++++++++++++ 1 file changed, 180 insertions(+) -- 2.17.1 diff --git a/arch/arm64/boot/dts/qcom/sm8250.dtsi b/arch/arm64/boot/dts/qcom/sm8250.dtsi index 3b3eae732da7..815e66ce0b76 100644 --- a/arch/arm64/boot/dts/qcom/sm8250.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8250.dtsi @@ -1453,6 +1453,186 @@ }; }; + usb_1_hsphy: phy@88e3000 { + compatible = "qcom,sm8250-usb-hs-phy", + "qcom,usb-snps-hs-7nm-phy"; + reg = <0 0x088e3000 0 0x400>; + status = "disabled"; + #phy-cells = <0>; + + clocks = <&rpmhcc RPMH_CXO_CLK>; + clock-names = "ref"; + + resets = <&gcc GCC_QUSB2PHY_PRIM_BCR>; + }; + + usb_2_hsphy: phy@88e4000 { + compatible = "qcom,sm8250-usb-hs-phy", + "qcom,usb-snps-hs-7nm-phy"; + reg = <0 0x088e4000 0 0x400>; + status = "disabled"; + #phy-cells = <0>; + + clocks = <&rpmhcc RPMH_CXO_CLK>; + clock-names = "ref"; + + resets = <&gcc GCC_QUSB2PHY_SEC_BCR>; + }; + + usb_1_qmpphy: phy@88e9000 { + compatible = "qcom,sm8250-qmp-usb3-phy"; + reg = <0 0x088e9000 0 0x200>, + <0 0x088e8000 0 0x20>; + reg-names = "reg-base", "dp_com"; + status = "disabled"; + #clock-cells = <1>; + #address-cells = <2>; + #size-cells = <2>; + ranges; + + clocks = <&gcc GCC_USB3_PRIM_PHY_AUX_CLK>, + <&rpmhcc RPMH_CXO_CLK>, + <&gcc GCC_USB3_PRIM_PHY_COM_AUX_CLK>; + clock-names = "aux", "ref_clk_src", "com_aux"; + + resets = <&gcc GCC_USB3_DP_PHY_PRIM_BCR>, + <&gcc GCC_USB3_PHY_PRIM_BCR>; + reset-names = "phy", "common"; + + usb_1_ssphy: lanes@88e9200 { + reg = <0 0x088e9200 0 0x200>, + <0 0x088e9400 0 0x200>, + <0 0x088e9c00 0 0x400>, + <0 0x088e9600 0 0x200>, + <0 0x088e9800 0 0x200>, + <0 0x088e9a00 0 0x100>; + #phy-cells = <0>; + clocks = <&gcc GCC_USB3_PRIM_PHY_PIPE_CLK>; + clock-names = "pipe0"; + clock-output-names = "usb3_phy_pipe_clk_src"; + }; + }; + + usb_2_qmpphy: phy@88eb000 { + compatible = "qcom,sm8250-qmp-usb3-uni-phy"; + reg = <0 0x088eb000 0 0x200>; + status = "disabled"; + #clock-cells = <1>; + #address-cells = <2>; + #size-cells = <2>; + ranges; + + clocks = <&gcc GCC_USB3_SEC_PHY_AUX_CLK>, + <&rpmhcc RPMH_CXO_CLK>, + <&gcc GCC_USB3_SEC_CLKREF_EN>, + <&gcc GCC_USB3_SEC_PHY_COM_AUX_CLK>; + clock-names = "aux", "ref_clk_src", "ref", "com_aux"; + + resets = <&gcc GCC_USB3PHY_PHY_SEC_BCR>, + <&gcc GCC_USB3_PHY_SEC_BCR>; + reset-names = "phy", "common"; + + usb_2_ssphy: lane@88eb200 { + reg = <0 0x088eb200 0 0x200>, + <0 0x088eb400 0 0x200>, + <0 0x088eb800 0 0x800>; + #phy-cells = <0>; + clocks = <&gcc GCC_USB3_SEC_PHY_PIPE_CLK>; + clock-names = "pipe0"; + clock-output-names = "usb3_uni_phy_pipe_clk_src"; + }; + }; + + usb_1: usb@a6f8800 { + compatible = "qcom,sm8250-dwc3", "qcom,dwc3"; + reg = <0 0x0a6f8800 0 0x400>; + status = "disabled"; + #address-cells = <2>; + #size-cells = <2>; + ranges; + dma-ranges; + + clocks = <&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>, + <&gcc GCC_USB30_PRIM_MASTER_CLK>, + <&gcc GCC_AGGRE_USB3_PRIM_AXI_CLK>, + <&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>, + <&gcc GCC_USB30_PRIM_SLEEP_CLK>, + <&gcc GCC_USB3_SEC_CLKREF_EN>; + clock-names = "cfg_noc", "core", "iface", "mock_utmi", + "sleep", "xo"; + + assigned-clocks = <&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>, + <&gcc GCC_USB30_PRIM_MASTER_CLK>; + assigned-clock-rates = <19200000>, <200000000>; + + interrupts-extended = <&intc GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>, + <&pdc 14 IRQ_TYPE_EDGE_BOTH>, + <&pdc 15 IRQ_TYPE_EDGE_BOTH>, + <&pdc 17 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "hs_phy_irq", "dp_hs_phy_irq", + "dm_hs_phy_irq", "ss_phy_irq"; + + power-domains = <&gcc USB30_PRIM_GDSC>; + + resets = <&gcc GCC_USB30_PRIM_BCR>; + + usb_1_dwc3: dwc3@a600000 { + compatible = "snps,dwc3"; + reg = <0 0x0a600000 0 0xcd00>; + interrupts = ; + iommus = <&apps_smmu 0x0 0x0>; + snps,dis_u2_susphy_quirk; + snps,dis_enblslpm_quirk; + phys = <&usb_1_hsphy>, <&usb_1_ssphy>; + phy-names = "usb2-phy", "usb3-phy"; + }; + }; + + usb_2: usb@a8f8800 { + compatible = "qcom,sm8250-dwc3", "qcom,dwc3"; + reg = <0 0x0a8f8800 0 0x400>; + status = "disabled"; + #address-cells = <2>; + #size-cells = <2>; + ranges; + dma-ranges; + + clocks = <&gcc GCC_CFG_NOC_USB3_SEC_AXI_CLK>, + <&gcc GCC_USB30_SEC_MASTER_CLK>, + <&gcc GCC_AGGRE_USB3_SEC_AXI_CLK>, + <&gcc GCC_USB30_SEC_MOCK_UTMI_CLK>, + <&gcc GCC_USB30_SEC_SLEEP_CLK>, + <&gcc GCC_USB3_SEC_CLKREF_EN>; + clock-names = "cfg_noc", "core", "iface", "mock_utmi", + "sleep", "xo"; + + assigned-clocks = <&gcc GCC_USB30_SEC_MOCK_UTMI_CLK>, + <&gcc GCC_USB30_SEC_MASTER_CLK>; + assigned-clock-rates = <19200000>, <200000000>; + + interrupts-extended = <&intc GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>, + <&pdc 12 IRQ_TYPE_EDGE_BOTH>, + <&pdc 13 IRQ_TYPE_EDGE_BOTH>, + <&pdc 16 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "hs_phy_irq", "dp_hs_phy_irq", + "dm_hs_phy_irq", "ss_phy_irq"; + + power-domains = <&gcc USB30_SEC_GDSC>; + + resets = <&gcc GCC_USB30_SEC_BCR>; + + usb_2_dwc3: dwc3@a800000 { + compatible = "snps,dwc3"; + reg = <0 0x0a800000 0 0xcd00>; + interrupts = ; + iommus = <&apps_smmu 0x20 0>; + snps,dis_u2_susphy_quirk; + snps,dis_enblslpm_quirk; + phys = <&usb_2_hsphy>, <&usb_2_ssphy>; + phy-names = "usb2-phy", "usb3-phy"; + }; + }; + dc_noc: interconnect@90c0000 { compatible = "qcom,sm8250-dc-noc"; reg = <0 0x090c0000 0 0x4200>;