From patchwork Fri Aug 28 15:47:35 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jerome Brunet X-Patchwork-Id: 248587 Delivered-To: patch@linaro.org Received: by 2002:a17:906:6447:0:0:0:0 with SMTP id l7csp1103388ejn; Fri, 28 Aug 2020 08:47:55 -0700 (PDT) X-Google-Smtp-Source: ABdhPJx6gEpbGmRneVlf7X1yGOJiviGvGuwaSE3KmZ9u9jcmvjnTvAn5abSSWftuymNvUWuKffAG X-Received: by 2002:a17:906:fa96:: with SMTP id lt22mr2626827ejb.318.1598629674926; Fri, 28 Aug 2020 08:47:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598629674; cv=none; d=google.com; s=arc-20160816; b=nqsgV6TDdYOxdswUmFxANJUGlHdMipOHthtbFCd/hvCeL+Kx67O00oV+IG1XzbUL7P 6xMpFwZa+GUuIf4QUxqwEuhi5lfPlPZk+CEnqtJ796zhlqjY/d3GcrURvGaeJM8lfmUl zFciS9F8V7lEk4gfWOdTqo+JQdF3XbP5GXmr1N4XM5EeLKJMmsSk4fVQZPY0MI6cjwe5 w6YodX0iufLitrIg5TRZe8Jt0kDstP5S3QwL18cw8dsKqHpbOORKByYL+xHkvu92catA cUqVaW+q2k8PwCSamrn6Yte+HWGhAMFz2MB0OJkg2s091rBF1wmQCHwOxdFDHvW9nDx2 TaHw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=xOjcUQAzjdKMUBQz9pCR37JmdK7LsMO1KAx1BuqAcUE=; b=jgmiuVTKf9THx5q02hfM1achOoMITmCU2gxmVsmk6r4bc1tZHS6ndnKVnuxIwnWoNK /n8BeLum9ncYtcHJjGdl+Wl0xemvacrbvu3L0ABPt5L7+k5mxjtK+iAXRTOWq3yoJJJW qFIY5n4F3AOTsfeZ5DJSL1o4nQDcjYVfSGFka9o8+w/TExmMxcdnhwbvrXNXyQ87Q9x8 6fENElwyRtBJ65CpYjRrAv3N3yKqMeAfg7BFNBFD/kd2elwTrOCazlZEe1NDsgfJkzPI XZEtxQY2/oYpulXrnxlLdEizLmshTnjjy0duFGM5C5L7TNmoBru8JwqMyiB0HPpF7Q0a kmkg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=gI9bAnr5; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d2si929283ejm.717.2020.08.28.08.47.54; Fri, 28 Aug 2020 08:47:54 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=gI9bAnr5; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726219AbgH1Pru (ORCPT + 6 others); Fri, 28 Aug 2020 11:47:50 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39858 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725814AbgH1Prm (ORCPT ); Fri, 28 Aug 2020 11:47:42 -0400 Received: from mail-wm1-x342.google.com (mail-wm1-x342.google.com [IPv6:2a00:1450:4864:20::342]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9E5CDC06121B for ; Fri, 28 Aug 2020 08:47:41 -0700 (PDT) Received: by mail-wm1-x342.google.com with SMTP id s13so1364225wmh.4 for ; Fri, 28 Aug 2020 08:47:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=xOjcUQAzjdKMUBQz9pCR37JmdK7LsMO1KAx1BuqAcUE=; b=gI9bAnr5JSfBRzzwqqeFQeZ+TmOK38nNFBQuIZSuzWnTnYJXoBTgAVen2uftuz8FEv ZjC0A7+hOfbC2b7mLHY1Qu/RAunI+aiI4BGFFlIQxrAZPfADnPQPAY7Zy4HScXQd//on m5vQgTPdOMuJ37l/5TnqUF32EQXXkNXeg4q0odzYqtEPmPm8lyONoJ+rhVImCRFP2ID+ j/rFOjVBYWIEo15+8iYb0UYiUyIS69HOfYFBPrJmlOrZCvetbcBEl6ZwSSBtExKR+K+6 99QIEWse2ti/ufQnkbYYRyi777IkFAWLnv+wCcLQH1yYcxBgObBqiXaHT11opun0faBO LMVA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=xOjcUQAzjdKMUBQz9pCR37JmdK7LsMO1KAx1BuqAcUE=; b=lvEqPj1SB9t78iG442b7qMBIScpCHilIUD3jODZn3WB5VjGbJM4fbISLBgDW4ukMGz SFXASre7qFAymb/tU+6WZxV/pcS3taB726QdDaWJSoyA9Jiea22clTFs3N9ho2J3V4lq IH74BVre3J7tJWBwS6ZNhJ9GndwUzR1dNpZ3yMU3q2v2sMrNDI4bkqzR/ep7pTrxlfq8 afF3sl0mGzRk1GKwlJPlNEACgt+3arq+miBhygwluU1LogWrDFi7haG89muKSeSJN9TE 6u1NEzHLd6P7AVhWZTBqKEeb9lPIWMOIYMHogIVTyR2kaurmqiGJmnBuLKdV2dkNAYPH qvow== X-Gm-Message-State: AOAM531k81ofS1dsS4lt1URR7TXBNtOYd2mBDmvjXlo5tL5/vBPDsiaG BeGwJ2ggxCci6tCAFZBwF30IVXSeVeOyxQ== X-Received: by 2002:a7b:c8cc:: with SMTP id f12mr2127732wml.169.1598629660269; Fri, 28 Aug 2020 08:47:40 -0700 (PDT) Received: from starbuck.baylibre.local (laubervilliers-658-1-213-31.w90-63.abo.wanadoo.fr. [90.63.244.31]) by smtp.googlemail.com with ESMTPSA id l1sm2921646wrb.12.2020.08.28.08.47.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Aug 2020 08:47:39 -0700 (PDT) From: Jerome Brunet To: Neil Armstrong , linux-clk@vger.kernel.org Cc: Jerome Brunet , Kevin Hilman , linux-amlogic@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH] clk: meson: make shipped controller configurable Date: Fri, 28 Aug 2020 17:47:35 +0200 Message-Id: <20200828154735.435374-1-jbrunet@baylibre.com> X-Mailer: git-send-email 2.25.4 MIME-Version: 1.0 X-Patchwork-Bot: notify Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add the necessary so bits so unnecessary amlogic clock controllers can be compiled out. This allows to save a few kB when necessary. Signed-off-by: Jerome Brunet --- drivers/clk/meson/Kconfig | 26 +++++++++++++++++--------- 1 file changed, 17 insertions(+), 9 deletions(-) -- 2.25.4 Reviewed-by: Stephen Boyd diff --git a/drivers/clk/meson/Kconfig b/drivers/clk/meson/Kconfig index dabeb435d067..034da203e8e0 100644 --- a/drivers/clk/meson/Kconfig +++ b/drivers/clk/meson/Kconfig @@ -1,4 +1,7 @@ # SPDX-License-Identifier: GPL-2.0-only +menu "Clock support for Amlogic platforms" + depends on ARCH_MESON || COMPILE_TEST + config COMMON_CLK_MESON_REGMAP tristate select REGMAP @@ -41,8 +44,9 @@ config COMMON_CLK_MESON_CPU_DYNDIV select COMMON_CLK_MESON_REGMAP config COMMON_CLK_MESON8B - bool - depends on ARCH_MESON + bool "Meson8 SoC Clock controller support" + depends on ARM + default y select COMMON_CLK_MESON_REGMAP select COMMON_CLK_MESON_MPLL select COMMON_CLK_MESON_PLL @@ -54,8 +58,9 @@ config COMMON_CLK_MESON8B want peripherals and CPU frequency scaling to work. config COMMON_CLK_GXBB - bool - depends on ARCH_MESON + bool "GXBB and GXL SoC clock controllers support" + depends on ARM64 + default y select COMMON_CLK_MESON_REGMAP select COMMON_CLK_MESON_DUALDIV select COMMON_CLK_MESON_VID_PLL_DIV @@ -69,8 +74,9 @@ config COMMON_CLK_GXBB Say Y if you want peripherals and CPU frequency scaling to work. config COMMON_CLK_AXG - bool - depends on ARCH_MESON + bool "AXG SoC clock controllers support" + depends on ARM64 + default y select COMMON_CLK_MESON_REGMAP select COMMON_CLK_MESON_DUALDIV select COMMON_CLK_MESON_MPLL @@ -84,7 +90,7 @@ config COMMON_CLK_AXG config COMMON_CLK_AXG_AUDIO tristate "Meson AXG Audio Clock Controller Driver" - depends on ARCH_MESON + depends on ARM64 select COMMON_CLK_MESON_REGMAP select COMMON_CLK_MESON_PHASE select COMMON_CLK_MESON_SCLK_DIV @@ -94,8 +100,9 @@ config COMMON_CLK_AXG_AUDIO aka axg, Say Y if you want audio subsystem to work. config COMMON_CLK_G12A - bool - depends on ARCH_MESON + bool "G12 and SM1 SoC clock controllers support" + depends on ARM64 + default y select COMMON_CLK_MESON_REGMAP select COMMON_CLK_MESON_DUALDIV select COMMON_CLK_MESON_MPLL @@ -107,3 +114,4 @@ config COMMON_CLK_G12A help Support for the clock controller on Amlogic S905D2, S905X2 and S905Y2 devices, aka g12a. Say Y if you want peripherals to work. +endmenu