From patchwork Mon Jun 22 22:27:47 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 191394 Delivered-To: patch@linaro.org Received: by 2002:a92:1f07:0:0:0:0:0 with SMTP id i7csp1439927ile; Mon, 22 Jun 2020 15:28:02 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwpH3eJsPQgILCJlnfDikwWaraw+ZPeX8ymgbGljH0hU7m9Aq9TSkCUopYqqZMzaU49akXv X-Received: by 2002:a17:906:470c:: with SMTP id y12mr18154488ejq.336.1592864882513; Mon, 22 Jun 2020 15:28:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1592864882; cv=none; d=google.com; s=arc-20160816; b=RPGy3qVFDZjM1PsSvWohWOfO1k/99aKko+K89alRkSuyhLRasYelJPFFw2cyera1rv FSOTcXvtZuXh4X4IzoIG6kDr78hh0fNeucjtovtyUP5hdLywu8+F87xsQ6V8g2vcB4JQ R023xKHWy8x3gAyojYksAqpIyca1ex3bIGDfiRE5PHgpt0ys01QTu88Wu166SUOaOruH d5zj+5NuRya68gnCsZ0o0eIf5qvCDUqNF7RJCAhK+GP9bMiAiEbMfmY8dxzIxyApKMR7 uPWHsvVH9ZIE8VQmv89hQv1iBaPLvdS+mRJfkUTBaVsKxKGIhhpx/+wAGFjNYCJb8sqO Hxzw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=+juBxJkHGKzzKKvIVu7gHfkhqodYtvY6iJYcZHkOhCc=; b=kTr84oh/RVemaJ2L0yhcWL+bzELq4mP/UdFH4UhH/YQEQOQeimN/KkvF2ur1H5xEb0 P/Sv/99M9mwm5sHtxTL5KN9JFkggkKw97j6rMqHzOI6tNroRhLKxZIG4IWXC4V4EQYry E2icmLU3ftGkXLoH1nrirFwXF3+sGLVCjEGdbYJyFlohGWqI+PufVdQGgPwijXM6alwC RvrMtigSDEA19Jws9hZctAK2dFlL6sJNK7XFlm+8ud+AIKYB+LiSBHjzPri7l9cZUvb9 iFj1EfTub/U22mp5+u4Cao/v1kNwv/73cRh+mXMpHil0B0xQ495u7d+e7wVyOCg1jtSx OLnw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=y41so2TC; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id do13si12184370ejc.250.2020.06.22.15.28.02; Mon, 22 Jun 2020 15:28:02 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=y41so2TC; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730880AbgFVW2B (ORCPT + 6 others); Mon, 22 Jun 2020 18:28:01 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47002 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731080AbgFVW1r (ORCPT ); Mon, 22 Jun 2020 18:27:47 -0400 Received: from mail-ot1-x342.google.com (mail-ot1-x342.google.com [IPv6:2607:f8b0:4864:20::342]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A9ED6C0617BA for ; Mon, 22 Jun 2020 15:27:45 -0700 (PDT) Received: by mail-ot1-x342.google.com with SMTP id d4so14597693otk.2 for ; Mon, 22 Jun 2020 15:27:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=+juBxJkHGKzzKKvIVu7gHfkhqodYtvY6iJYcZHkOhCc=; b=y41so2TCCnlvbDE+KJrDyfB6UPI6hcbuYXAEZjoDONYl/f7tF2Y3Tc0KHevx/97i+/ XnVL449Msiltwz4Mcp9I6pdCo6O7w4RyxH54lz1DoZzm9SREMfG1x4ub1BinKJ4kGJa1 ijQFzPzDF77aN+rfnft5wLoDXEiZ15dVBt/NBcn6CzQoC77yPsQHXdm5l5ALG1hr27SX UUQd25MVCtOnc1HawsKpPIA9ntV6xWoIS+/gbFOuKC55dJA8DJ+xZQEylm7jq3jfJFXx fjk3/bq9z91ALoqLA7HYwYCIicA60bw+WsK2rqTEHuptB87nrJFiWqUFvo4SieH66Ux0 bgNA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=+juBxJkHGKzzKKvIVu7gHfkhqodYtvY6iJYcZHkOhCc=; b=TjWXxGDj2I5B9DT2N8RQAzjoZaniIypqK6Eondm0BpfBOLRfdw31eJvGwXu9KquNLe ff4+IBwXzADa6pg4mY5JZqlgP/tATy64Z8MvIYx0C+VcQYQN8+5qIM8u93zUs4XpRgys 4lAwXPYO4kkRe9i+Ges4DZzSstY6NbTAJR4cjD9L1P63VrdhpQgGH+eObxvoBs37KsEb b+2ASlcA1qHr+MNfEWSJ/Ue0UGgONuyTUUfCp72zy1szAiCCuPhAyLFtPnLdemZCNya3 LZlJT/UHe9WMy/cxjH7ae7mQd7aZxG4HlxMRCsulzrKWJXVa4uZ9Mk63FfTZayKvY8YE x1ug== X-Gm-Message-State: AOAM531aVwFFgb8ukybDEcLVZwBzJbpN+Ujr/Vl8+j07zGi2II9phK83 dAm7fTi/10xLgs2zpDxzSSeYaQ== X-Received: by 2002:a9d:664e:: with SMTP id q14mr16811881otm.49.1592864865002; Mon, 22 Jun 2020 15:27:45 -0700 (PDT) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id h36sm3589304oth.37.2020.06.22.15.27.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 22 Jun 2020 15:27:44 -0700 (PDT) From: Bjorn Andersson To: Andy Gross , Bjorn Andersson , Dmitry Baryshkov , Manivannan Sadhasivam Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 6/6] arm64: defconfig: Enable Qualcomm IPCC driver Date: Mon, 22 Jun 2020 15:27:47 -0700 Message-Id: <20200622222747.717306-7-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.26.2 In-Reply-To: <20200622222747.717306-1-bjorn.andersson@linaro.org> References: <20200622222747.717306-1-bjorn.andersson@linaro.org> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org The IPCC hardware block provides a mechanism for triggering interrupts between co-processors in recent Qualcomm SoCs. This is used as basis for most form of communication between co-processors, so enable this support. Signed-off-by: Bjorn Andersson --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) -- 2.26.2 diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 5848799dcad0..b3d13e1a052a 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -834,6 +834,7 @@ CONFIG_IMX_MBOX=y CONFIG_PLATFORM_MHU=y CONFIG_BCM2835_MBOX=y CONFIG_QCOM_APCS_IPC=y +CONFIG_QCOM_IPCC=y CONFIG_ROCKCHIP_IOMMU=y CONFIG_TEGRA_IOMMU_SMMU=y CONFIG_ARM_SMMU=y