From patchwork Wed Dec 11 23:09:02 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Mike Leach X-Patchwork-Id: 181365 Delivered-To: patch@linaro.org Received: by 2002:a92:3001:0:0:0:0:0 with SMTP id x1csp139230ile; Wed, 11 Dec 2019 15:09:09 -0800 (PST) X-Google-Smtp-Source: APXvYqzW/tyFeCQ9I72NDkToeXkyfEg7eANuIUODIUl6Sw+c1CsdQzpjlJJLlsTHKvgqOt+lqRxb X-Received: by 2002:a05:6830:1e81:: with SMTP id n1mr4338870otr.53.1576105749180; Wed, 11 Dec 2019 15:09:09 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1576105749; cv=none; d=google.com; s=arc-20160816; b=LJ6tTJpnYdklMGPdVK+JfnpxB7fGggiBJEsGO3FZYyklq2KhOtYz2vIm/hAqOrx/CY 08xfHMgSl4qDO5Bc+2eDoUwaVhnyLSeo7GkXc8L054jYRpkUkkddIchb73Ma+CwY4dNE hubfwwQU+IN86I3qCD5MxiF6sKEul/6HAx+xen5quEapBYlU0Lta7zOhB7vZ8A+2vIho IEHefrqOPgkwjEU3XlRaxNuU0HlhuzlhxHNYeFo0nBaDhvbui7JtM6Epqvc2t7g95kEi DwRaDAspf0NS01QD3mbcemafSVD8L9Ha0uMOPKKeUpl+i+M1Of7q+yW6KBhfZvZ4zhTn JW1A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=3xQ5hPAFKzWM3fXARbGtC1d78GhAfc9hvN3EgXVObjE=; b=dTNj3q6DzklR8QRoQSx7OQchUTNAJj2Jqf2MlyvYQnKsI+EpARvQVkZ+v+3hTtHTU5 uEPqu8VJNd8VEKqTFMvjPDRh5RTGgpYXcVGGJrN/gw0YVaSWCyJKVuwrGuZKMYEDNLD3 5yp33QvFek8He61rE2vOK7s0Z4zFLL9TfxIiz8kgs69NED2tQNB0rpsYWGDLCEKVXFmH 8OX4ERPUNMYuqfWcZuRMHEtwFqCOIIxH1uxfLtvbYLZKN70DWi6724NEReqCTdQEDV29 GCrJ2E/GzpeFz9uqSKWK9N68mRoYwW91e2MPj4/1N6wMbiJsieudiAVnij40caH83zaD 6p5Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=kzgLuY1q; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h3si1989601otq.203.2019.12.11.15.09.08; Wed, 11 Dec 2019 15:09:09 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=kzgLuY1q; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726524AbfLKXJI (ORCPT + 8 others); Wed, 11 Dec 2019 18:09:08 -0500 Received: from mail-wr1-f66.google.com ([209.85.221.66]:42987 "EHLO mail-wr1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726141AbfLKXJI (ORCPT ); Wed, 11 Dec 2019 18:09:08 -0500 Received: by mail-wr1-f66.google.com with SMTP id q6so497091wro.9 for ; Wed, 11 Dec 2019 15:09:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=3xQ5hPAFKzWM3fXARbGtC1d78GhAfc9hvN3EgXVObjE=; b=kzgLuY1q5wvKV+L/pkheyq78HxWN0J07IxRVHhd3d8LqFt2ppaN4K2wZBCFu6b7qpy 4Q0SjLpYqDDEa41BA/8NeIFBf2+9iKb/shT1eKfEHbEv9vEbgwCMbx/ZQhAy0e9x6SNV 3r4CLWMeGho0w7xCe6ShEB8zsAUlQew5ymU0CBz6A2UEavmbKWul4iGl8OEfUru9+Lcv uDE846DT+ovt7Ovs0OWONNKlvIUthBz4e/9B49JLYlicUVn58NeY+IKJs+4smviO7peJ C7q3JsLhH6kM08c6F7yWzOAYCHtyiZGK4rzDtNi7gEdBzDb+xffv5AVrwjiyUBwx3cpD BNYw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=3xQ5hPAFKzWM3fXARbGtC1d78GhAfc9hvN3EgXVObjE=; b=pJ9h0V7udN+3QVgl/6594yKX54p6L68rc3hv6S/pZQJ71RlxPxjvMkh34wUcvXwUyd TBg4LXU9tfHs/hmUTTb9D7CW2c5+nXC7G/DfnaQ0QdTdd1bjx8lK9HF0TidfSvihKk2D 2cBIM5rOdsF4e4dMTgMxto5mm1nib99DzghNyqDi8C7E7cxlv3pupHk4YExQa5F2NYAR gL6qVAFhZgJgw968tXmogQ65qNewMzTYQxyalp0YyYYos/IM6hu1kMDUPuE7EEDbL+sV JluaP+HaBLq8cJxxLCjXtT3QfVTWU5XDxlqUTkc97Vaz/8UaTmrCQ8OuhsgavNk5XzxR R/Kw== X-Gm-Message-State: APjAAAUANGwU60pPPEJ6mI1ej1MOwnOUyTeXJRAoBdwvJvGNnTdrWQsK ZUjCwOno8gDQAbDp0v7mKVl80A== X-Received: by 2002:a5d:630c:: with SMTP id i12mr2446243wru.350.1576105746121; Wed, 11 Dec 2019 15:09:06 -0800 (PST) Received: from linaro.org ([2a00:23c5:6815:3901:140f:3f8d:647c:49b0]) by smtp.gmail.com with ESMTPSA id 4sm3921260wmg.22.2019.12.11.15.09.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Dec 2019 15:09:05 -0800 (PST) From: Mike Leach To: mike.leach@linaro.org, linux-arm-kernel@lists.infradead.org, coresight@lists.linaro.org, devicetree@vger.kernel.org Cc: mathieu.poirier@linaro.org, suzuki.poulose@arm.com, robh+dt@kernel.org, liviu.dudau@arm.com, sudeep.holla@arm.com, lorenzo.pieralisi@arm.com, agross@kernel.org Subject: [PATCH v6 10/15] dt-bindings: qcom: Add CTI options for qcom msm8916 Date: Wed, 11 Dec 2019 23:09:02 +0000 Message-Id: <20191211230902.5414-1-mike.leach@linaro.org> X-Mailer: git-send-email 2.17.1 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Adds system and CPU bound CTI definitions for Qualcom msm8916 platform (Dragonboard DB410C). System CTIs 2-11 are omitted as no information available at present. Signed-off-by: Mike Leach --- arch/arm64/boot/dts/qcom/msm8916.dtsi | 85 +++++++++++++++++++++++++-- 1 file changed, 81 insertions(+), 4 deletions(-) -- 2.17.1 Reviewed-by: Mathieu Poirier Acked-by: Suzuki K Poulose diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qcom/msm8916.dtsi index 8686e101905c..68587968f5c0 100644 --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi @@ -8,6 +8,7 @@ #include #include #include +#include / { interrupt-parent = <&intc>; @@ -1357,7 +1358,7 @@ cpu = <&CPU3>; }; - etm@85c000 { + etm0: etm@85c000 { compatible = "arm,coresight-etm4x", "arm,primecell"; reg = <0x85c000 0x1000>; @@ -1375,7 +1376,7 @@ }; }; - etm@85d000 { + etm1: etm@85d000 { compatible = "arm,coresight-etm4x", "arm,primecell"; reg = <0x85d000 0x1000>; @@ -1393,7 +1394,7 @@ }; }; - etm@85e000 { + etm2: etm@85e000 { compatible = "arm,coresight-etm4x", "arm,primecell"; reg = <0x85e000 0x1000>; @@ -1411,7 +1412,7 @@ }; }; - etm@85f000 { + etm3: etm@85f000 { compatible = "arm,coresight-etm4x", "arm,primecell"; reg = <0x85f000 0x1000>; @@ -1429,6 +1430,82 @@ }; }; + /* System CTIs */ + /* CTI 0 - TMC connections */ + cti@810000 { + compatible = "arm,coresight-cti", "arm,primecell"; + reg = <0x810000 0x1000>; + + clocks = <&rpmcc RPM_QDSS_CLK>; + clock-names = "apb_pclk"; + }; + + /* CTI 1 - TPIU connections */ + cti@811000 { + compatible = "arm,coresight-cti", "arm,primecell"; + reg = <0x811000 0x1000>; + + clocks = <&rpmcc RPM_QDSS_CLK>; + clock-names = "apb_pclk"; + }; + + /* CTIs 2-11 - no information - not instantiated */ + + /* Core CTIs; CTIs 12-15 */ + /* CTI - CPU-0 */ + cti@858000 { + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti", + "arm,primecell"; + reg = <0x858000 0x1000>; + + clocks = <&rpmcc RPM_QDSS_CLK>; + clock-names = "apb_pclk"; + + cpu = <&CPU0>; + arm,cs-dev-assoc = <&etm0>; + + }; + + /* CTI - CPU-1 */ + cti@859000 { + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti", + "arm,primecell"; + reg = <0x859000 0x1000>; + + clocks = <&rpmcc RPM_QDSS_CLK>; + clock-names = "apb_pclk"; + + cpu = <&CPU1>; + arm,cs-dev-assoc = <&etm1>; + }; + + /* CTI - CPU-2 */ + cti@85a000 { + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti", + "arm,primecell"; + reg = <0x85a000 0x1000>; + + clocks = <&rpmcc RPM_QDSS_CLK>; + clock-names = "apb_pclk"; + + cpu = <&CPU2>; + arm,cs-dev-assoc = <&etm2>; + }; + + /* CTI - CPU-3 */ + cti@85b000 { + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti", + "arm,primecell"; + reg = <0x85b000 0x1000>; + + clocks = <&rpmcc RPM_QDSS_CLK>; + clock-names = "apb_pclk"; + + cpu = <&CPU3>; + arm,cs-dev-assoc = <&etm3>; + }; + + venus: video-codec@1d00000 { compatible = "qcom,msm8916-venus"; reg = <0x01d00000 0xff000>;