From patchwork Thu Nov 7 00:16:41 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 178771 Delivered-To: patch@linaro.org Received: by 2002:a92:38d5:0:0:0:0:0 with SMTP id g82csp240891ilf; Wed, 6 Nov 2019 16:16:52 -0800 (PST) X-Google-Smtp-Source: APXvYqzC6wnelF2m99D++Ms8uRNKFzPiu2aumwqcCqtPXD7kVLMECbw2h4U3P/wrbIalTJx1htx3 X-Received: by 2002:aa7:c0c8:: with SMTP id j8mr530309edp.235.1573085812839; Wed, 06 Nov 2019 16:16:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1573085812; cv=none; d=google.com; s=arc-20160816; b=ZI3EBgRiliKuCpOKHgDqalB+1cPGYfBLiCiawuLRXTftny5Fv0ndJZuwsNU0Zby4G4 U5ZrsKBGpKIzEoNYK/lA0zQCa6WjtIyHkin3R0s1v8+1KYr+GRypuCGU/kal1crYXI+g UH6a3IQX+OTy5R2kj+zKebsQ2/AlDsgtAEh3Ot37rKIB1z5+OeUzmySfAi2YOrIBqeay P4qddy5VB70fozyvdYT4bc+g2JnBzH+di7n612lK97yukh4WsFYX30UyQXP7L74VD3Kc 5duYv7hIVz90aTPKT8hvE9C+xxHA+vNCbaNSVzK2oJi5gxY9I+Z+wDgtSfGp6GkAFxAu Fadw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=0nBZv8FFoKEgL4fsBvxQaUdCsRxc1XVotv1J9YRLLnw=; b=0s+03pT5IP9sL0ULk+LOQQ4r+FiwILrnIovdUgPKHN6i35O8db+IGRXXNH5cGz+TT2 1HUaoKgHCEuHLMTD5BUPOaoVYZpfxGQqpfF55lw+9VAyfI5hgzz4Cv35HcToDSCE6FhQ pub33t4Smb35cIq73rNowROro3eWRj4xN+lHyS1CDfJq422g9/rFUojAXBd+X2QVNVSj +kjpVIfZKhESQAOSLyNn3SJvKLNTjO0DpQSpSz6fm9A90tMfdCFUtTfxQ6FAspVON2Pb c8Uutffxu/Eq6O2lwQCpjaYTim8eA4C5QroCkMHaDRxvWiFX2LvT6OnxJF0av4tyz2mw ARhg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=KlLlhnQz; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z15si336877eju.310.2019.11.06.16.16.52; Wed, 06 Nov 2019 16:16:52 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=KlLlhnQz; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727973AbfKGAQt (ORCPT + 8 others); Wed, 6 Nov 2019 19:16:49 -0500 Received: from mail-pg1-f195.google.com ([209.85.215.195]:35679 "EHLO mail-pg1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727646AbfKGAQs (ORCPT ); Wed, 6 Nov 2019 19:16:48 -0500 Received: by mail-pg1-f195.google.com with SMTP id q22so411774pgk.2 for ; Wed, 06 Nov 2019 16:16:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=0nBZv8FFoKEgL4fsBvxQaUdCsRxc1XVotv1J9YRLLnw=; b=KlLlhnQzrZLYcZikdtxcTrY7sQne6JCPy0QN8bUz5EuBMZh8wwD/0fld2egCgIDonA nEFruNRrcA4//QYZF5HEFn9d3KTeaRgZfVoBvdDX610t95RTvAYuq5bc/3OrgJS3cvYY QV+6Yx2iagsg0yaRhWwaAh+p1AAVTlVfa1BcHioGT+oMCsp67w2724+YyAZ5xVBw29/e IIwjBgZl7xk1sDCqRN1J9ImRuwhrZpDfSZELDsI4RkzjRqGn25M/xwKG9LksalvkjlFW 4+P/1jCX6LgKnuKeILkhZdoCNMANVdOGfrFQwwmr3neU3l6SZQQem0MbywkBO8YnIzc6 4PKg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=0nBZv8FFoKEgL4fsBvxQaUdCsRxc1XVotv1J9YRLLnw=; b=rS0BoGPFiEbmNM/FOG2i6DcaMCDOURWDgdJyA6UILiKTd/AISZqncpW0t+ekcciQQ4 IwwyyY8gOFbsPSuXAGvCcqah5vORhjGnjx5BkoqR5bVmaVwA4hwVdRDwI8NRhLKa/v+J Y1tb+OJyL3QfXJTqoYN2OuIL9Rwyw+XRBr9aNtrPdDQqyolA63RNRfcLHxoBbdnhjOs8 GzNelKaN+FDt7o0N30q6aCePJmiCXgPQ2ozhjxxOxa3tOZYn8N/LXormehgNwiSzEvlD rpoEWT0uWfO0hnLfSfXnBFOhm3f/aVKpgjo23O+SsJzmdve/DqtciM7kNDEzEON1rBOG vojA== X-Gm-Message-State: APjAAAXqjiWZnDgeivvaopjvtc48VATmetGjBc/JeIND9wS9xuDrM3F2 PQ+cNV/CSqY3+Ajn2L505HHlSA== X-Received: by 2002:a63:65c6:: with SMTP id z189mr714193pgb.433.1573085807945; Wed, 06 Nov 2019 16:16:47 -0800 (PST) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id 90sm81044pjz.29.2019.11.06.16.16.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 06 Nov 2019 16:16:47 -0800 (PST) From: Bjorn Andersson To: Bjorn Helgaas , Stanimir Varbanov , Lorenzo Pieralisi , Andrew Murray , Philipp Zabel Cc: linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Rob Herring , Vinod Koul Subject: [PATCH v3 1/2] dt-bindings: PCI: qcom: Add support for SDM845 PCIe Date: Wed, 6 Nov 2019 16:16:41 -0800 Message-Id: <20191107001642.1127561-2-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20191107001642.1127561-1-bjorn.andersson@linaro.org> References: <20191107001642.1127561-1-bjorn.andersson@linaro.org> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add compatible and necessary clocks and resets definitions for the SDM845 PCIe controller. Reviewed-by: Rob Herring Reviewed-by: Vinod Koul Signed-off-by: Bjorn Andersson --- Changes since v1: - Picked up Rob and Vinod's R-b .../devicetree/bindings/pci/qcom,pcie.txt | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+) -- 2.23.0 Reviewed-by: Andrew Murray diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie.txt b/Documentation/devicetree/bindings/pci/qcom,pcie.txt index ada80b01bf0c..981b4de12807 100644 --- a/Documentation/devicetree/bindings/pci/qcom,pcie.txt +++ b/Documentation/devicetree/bindings/pci/qcom,pcie.txt @@ -11,6 +11,7 @@ - "qcom,pcie-ipq4019" for ipq4019 - "qcom,pcie-ipq8074" for ipq8074 - "qcom,pcie-qcs404" for qcs404 + - "qcom,pcie-sdm845" for sdm845 - reg: Usage: required @@ -126,6 +127,18 @@ - "master_bus" AXI Master clock - "slave_bus" AXI Slave clock +-clock-names: + Usage: required for sdm845 + Value type: + Definition: Should contain the following entries + - "aux" Auxiliary clock + - "cfg" Configuration clock + - "bus_master" Master AXI clock + - "bus_slave" Slave AXI clock + - "slave_q2a" Slave Q2A clock + - "tbu" PCIe TBU clock + - "pipe" PIPE clock + - resets: Usage: required Value type: @@ -188,6 +201,12 @@ - "pwr" PWR reset - "ahb" AHB reset +- reset-names: + Usage: required for sdm845 + Value type: + Definition: Should contain the following entries + - "pci" PCIe core reset + - power-domains: Usage: required for apq8084 and msm8996/apq8096 Value type: