From patchwork Fri Oct 25 07:30:54 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Ujfalusi X-Patchwork-Id: 177669 Delivered-To: patch@linaro.org Received: by 2002:a92:409a:0:0:0:0:0 with SMTP id d26csp3282091ill; Fri, 25 Oct 2019 00:30:08 -0700 (PDT) X-Google-Smtp-Source: APXvYqw7mPpkNr5L3JbI4WffF8hOc6AVGRlzJ1o+MVuLXW/PqD2/B4HiwfrIFfCz2pALNy9Ps3O/ X-Received: by 2002:a17:906:34c8:: with SMTP id h8mr988810ejb.135.1571988608205; Fri, 25 Oct 2019 00:30:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1571988608; cv=none; d=google.com; s=arc-20160816; b=TUHlN2gCjzY0CiddTAwm6I6KGzAmqRzP6e/aowXZ7yHrsICTLnbyEY0RGqo2r7hxRG NbHHqdShWTLNpkUnmfKMs7cdtC4I5O5HV1j2B++4kMxyG3yUR6/sJxgkLurcSAyNmN5A 6QHbTXzevq+lF3tmqvN6qSi+9MLwI2upgxLQ7agf8fr7t36Swfgru4TCHx1m7YyrpA3G Gug2hTXHpluCE+Tm5w5XqgjYHkSeZ7iK1XHUXEXrieheI1m4pdLwZ45zvG7W3oi24EMs kCb+q30FW8PoUdCWlNnLiu4ZWChQZwQz9ns28/LSfxr1VW0lj4rT+F4AUcBP7KoN3BGu xUVQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=arZMjFkSUwGW/O88UV38VO+/3czIljIqMYjKH7DkrHA=; b=CKhKVFoDf+/Vqcn6xfIdTx8BAV6Zw26oLBdSSj99Q9A0FaacSCj9bxs9UtEL7s/z0A Axb2nlb9VsMORh7NHG1PDpUl2+eU8SaCQVqL3erHiXvd+Py04Sy+ndTxJhrUGgY6mSYo gMIX5qywui5FKMqxvUJL4ES/WhVUIxSQY04ZZY0DeUZjaNYlI/FTM64QRfJZv2SF0Xfs hNRqD+EfYYFYFf8kgaOMqy9B2jIw0toVRRHaA/MamDHq+obW8C+NTIEoY8vKxs9Fj9+L QqaOKEeNBpA8aFYpaA4cACk5JrHSK4GxixcjUbUWC7HCqVXOLLkZ8zxNkWDTJkoP7NMc cFKw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=U0lEHUyh; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id qw5si713326ejb.91.2019.10.25.00.30.08; Fri, 25 Oct 2019 00:30:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=U0lEHUyh; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2436731AbfJYHaE (ORCPT + 8 others); Fri, 25 Oct 2019 03:30:04 -0400 Received: from fllv0016.ext.ti.com ([198.47.19.142]:48878 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2436703AbfJYHaE (ORCPT ); Fri, 25 Oct 2019 03:30:04 -0400 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id x9P7TwoV011174; Fri, 25 Oct 2019 02:29:58 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1571988598; bh=arZMjFkSUwGW/O88UV38VO+/3czIljIqMYjKH7DkrHA=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=U0lEHUyhrqMnzuVElsu8rzeZSrYdZtm971/hBuSLwdGIRpVfAuRVUTe33qwl0eRg3 CY4siQFyPpPGUKYZa0VbC6Re5PF87WPCQxTOGV3RtaKZXNrl7JRq5XkBzxI+h0ln0D cypjjoWoo42mHJtbi8IcnVobtlVwA/DPJQUbpBUg= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x9P7Twk6105539 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 25 Oct 2019 02:29:58 -0500 Received: from DLEE105.ent.ti.com (157.170.170.35) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5; Fri, 25 Oct 2019 02:29:47 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5 via Frontend Transport; Fri, 25 Oct 2019 02:29:47 -0500 Received: from feketebors.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id x9P7Tr4G103329; Fri, 25 Oct 2019 02:29:55 -0500 From: Peter Ujfalusi To: , CC: , , , Subject: [PATCH v5 1/3] dt-bindings: dmaengine: dma-common: Change dma-channel-mask to uint32-array Date: Fri, 25 Oct 2019 10:30:54 +0300 Message-ID: <20191025073056.25450-2-peter.ujfalusi@ti.com> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20191025073056.25450-1-peter.ujfalusi@ti.com> References: <20191025073056.25450-1-peter.ujfalusi@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Make the dma-channel-mask to be usable for controllers with more than 32 channels. Signed-off-by: Peter Ujfalusi Reviewed-by: Rob Herring --- Documentation/devicetree/bindings/dma/dma-common.yaml | 9 ++++++++- 1 file changed, 8 insertions(+), 1 deletion(-) -- Peter Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki. Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki diff --git a/Documentation/devicetree/bindings/dma/dma-common.yaml b/Documentation/devicetree/bindings/dma/dma-common.yaml index ed0a49a6f020..02a34ba2b49b 100644 --- a/Documentation/devicetree/bindings/dma/dma-common.yaml +++ b/Documentation/devicetree/bindings/dma/dma-common.yaml @@ -25,11 +25,18 @@ properties: Used to provide DMA controller specific information. dma-channel-mask: - $ref: /schemas/types.yaml#definitions/uint32 description: Bitmask of available DMA channels in ascending order that are not reserved by firmware and are available to the kernel. i.e. first channel corresponds to LSB. + The first item in the array is for channels 0-31, the second is for + channels 32-63, etc. + allOf: + - $ref: /schemas/types.yaml#/definitions/uint32-array + items: + minItems: 1 + # Should be enough + maxItems: 255 dma-channels: $ref: /schemas/types.yaml#definitions/uint32