From patchwork Tue Sep 10 01:47:18 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jassi Brar X-Patchwork-Id: 173432 Delivered-To: patch@linaro.org Received: by 2002:a05:6e02:ce:0:0:0:0 with SMTP id r14csp5158523ilq; Mon, 9 Sep 2019 18:47:23 -0700 (PDT) X-Google-Smtp-Source: APXvYqzx4QRp5BZa5iPJKg8DDKofqAGfJtLV20fdjz3frknyktvIYdjxCStPLT63t0Z9CNP/T2Mo X-Received: by 2002:aa7:d488:: with SMTP id b8mr22460765edr.90.1568080043794; Mon, 09 Sep 2019 18:47:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1568080043; cv=none; d=google.com; s=arc-20160816; b=oYsCEFUZPiRbY5503cZxRWsJPiBI1uuec1EaecqX3fE6UZrwOKFnseHR5JTdbQ4srS iPXMVyi++io2JXCfte5NjeLooKm8Bq0+RQdxuDDV9ddSIoGw6/MPOVb0Zl/wZ+8jY2Z+ J89WcCvlvMhPxgR/TKYHeN0dj/m5S6iJLO8b6r+nsalhNEWCsMJujns4xr4UZrdCrUNE /MQ6CKwawhTcsZtK7wuSNiI4egRoPEQWL/zhwGTvZ0A23Sqhrl2rf0wh1h0fq0QL/Qjs MvUV4dz9DDfhmIMzs7V4ZXKAb+m+xo5ykF7BGqIjfKy5XfWprrXtxPkfNzXSi6OuVjpU u4bQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=OPs6A8lDNpICZmUpEyxEyuqr3RMXqZTPOjxLSO08Fjs=; b=bm3T53xOIoESMzwtNcNLQ9XZjeJKdLDz6/2JumFJYTLn1A7qP7s3D2AAzYZxwnV85/ 20L6l74Xjz8/rREUetUNUBoA6EizsAhdL3Wd6KqcMwPzx1K4+MssN+127ZDMGmJ2IFg2 1pKQK7Y2MnxNgcKqOaOlA6kpbEU4wvKKS1BEbhm7Dob4/PYRF6EVw1/Ag9oC4LuuQn5e xRsQ5kZGEhbOUEFFMKWDgYlgLv2K4xO6iA5McKNRaGstoZeAXNUeva9ADcVXfSbnXdfG i8C0CbIGS5beaKIL1lFhtDxi5pj3fT2I4/IEVUKt3MdTdh00CjUsChIIIaZLHv5WJ0R5 5C3g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=fbv2oHgu; spf=pass (google.com: best guess record for domain of dmaengine-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=dmaengine-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d11si8104571edh.407.2019.09.09.18.47.23; Mon, 09 Sep 2019 18:47:23 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of dmaengine-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=fbv2oHgu; spf=pass (google.com: best guess record for domain of dmaengine-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=dmaengine-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2392567AbfIJBrX (ORCPT + 3 others); Mon, 9 Sep 2019 21:47:23 -0400 Received: from mail-pf1-f195.google.com ([209.85.210.195]:41201 "EHLO mail-pf1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2392565AbfIJBrW (ORCPT ); Mon, 9 Sep 2019 21:47:22 -0400 Received: by mail-pf1-f195.google.com with SMTP id b13so10514393pfo.8; Mon, 09 Sep 2019 18:47:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=OPs6A8lDNpICZmUpEyxEyuqr3RMXqZTPOjxLSO08Fjs=; b=fbv2oHguO69qstVBK6kmyRwhUkmfa86gv053xwDJkbrjHeGk28T2Wc/6KWLtAFHwy8 NZ7aObpFOjH0/MJHTkBySiFUrDci9j9NJ5ErxcNTkjE6CRqIx+p1VacCeuSGeUzcV7ez tYpyGhAgZKlWMQC+o1ZryqRZfCRJrEW3e/vzO6LVu1f9nCrvwiVqTp2u5tqoJ7EVAFBK YN16iFWD8Bc7QRlizY/uh7xqUGtcoB0FX/cPbvPAedgVYNE+fe+rhIP4jphwyauslUQA pZ7MICDE/uaPoeCa4+Drl3dhFnjf27kHnKTETHZVxkw2tuvloX65XMx1sIhA+jNuVY3b Wjqw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=OPs6A8lDNpICZmUpEyxEyuqr3RMXqZTPOjxLSO08Fjs=; b=nK6tFU9XnkPhAzrxqGadSIerwfvfBsSFjd7eLkhDm6Qzfxt+zKim9Zb46e/GAYSXi6 69Zt0PkegiEMhvcuVsSMKap2BwCbbUhHW6xxDQO+d/e5Ngb4oACk0/OsykdZMZzvm93L UCFI09dP3SuLOPlv0rwdFIBTwYdbZg+MjHa1H9aQEPYb4jkgQXZMOTfHn/WY9NUYFjYc 9JNXcMZSU3f7yvGFpx7rc4CA3gwyzwQzax1qdNfiC4mIUaGSTUdfTSRzYJdlsgamEwww kJOzvcG48lhN6VDRrQn/VlaYA6mD6WxrdD+p/lmognnENtVfHlABsbmY+FEUeQeS4EJa Bdlw== X-Gm-Message-State: APjAAAV4mNRHXiIWj+ggwsvBRV/GGLRtZOZ7udapvz4B7/glObgX3iU8 8HhP40waTYl44PB1r565jBDIyORq X-Received: by 2002:aa7:9341:: with SMTP id 1mr32960375pfn.202.1568080041734; Mon, 09 Sep 2019 18:47:21 -0700 (PDT) Received: from localhost.localdomain (S0106d80d17472dbd.wp.shawcable.net. [24.79.253.190]) by smtp.gmail.com with ESMTPSA id o35sm13491699pgm.29.2019.09.09.18.47.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 Sep 2019 18:47:21 -0700 (PDT) From: jassisinghbrar@gmail.com To: dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: vkoul@kernel.org, robh+dt@kernel.org, masami.hiramatsu@linaro.org, orito.takao@socionext.com, Jassi Brar Subject: [PATCH v3 1/2] dt-bindings: milbeaut-m10v-hdmac: Add Socionext Milbeaut HDMAC bindings Date: Mon, 9 Sep 2019 20:47:18 -0500 Message-Id: <20190910014718.5832-1-jassisinghbrar@gmail.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190910014647.5782-1-jassisinghbrar@gmail.com> References: <20190910014647.5782-1-jassisinghbrar@gmail.com> Sender: dmaengine-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: dmaengine@vger.kernel.org From: Jassi Brar Document the devicetree bindings for Socionext Milbeaut HDMAC controller. Controller has upto 8 floating channels, that need a predefined slave-id to work from a set of slaves. Reviewed-by: Rob Herring Signed-off-by: Jassi Brar --- .../bindings/dma/milbeaut-m10v-hdmac.txt | 32 +++++++++++++++++++ 1 file changed, 32 insertions(+) create mode 100644 Documentation/devicetree/bindings/dma/milbeaut-m10v-hdmac.txt -- 2.17.1 diff --git a/Documentation/devicetree/bindings/dma/milbeaut-m10v-hdmac.txt b/Documentation/devicetree/bindings/dma/milbeaut-m10v-hdmac.txt new file mode 100644 index 000000000000..1f0875bd5abc --- /dev/null +++ b/Documentation/devicetree/bindings/dma/milbeaut-m10v-hdmac.txt @@ -0,0 +1,32 @@ +* Milbeaut AHB DMA Controller + +Milbeaut AHB DMA controller has transfer capability below. + - device to memory transfer + - memory to device transfer + +Required property: +- compatible: Should be "socionext,milbeaut-m10v-hdmac" +- reg: Should contain DMA registers location and length. +- interrupts: Should contain all of the per-channel DMA interrupts. + Number of channels is configurable - 2, 4 or 8, so + the number of interrupts specified should be {2,4,8}. +- #dma-cells: Should be 1. Specify the ID of the slave. +- clocks: Phandle to the clock used by the HDMAC module. + + +Example: + + hdmac1: dma-controller@1e110000 { + compatible = "socionext,milbeaut-m10v-hdmac"; + reg = <0x1e110000 0x10000>; + interrupts = <0 132 4>, + <0 133 4>, + <0 134 4>, + <0 135 4>, + <0 136 4>, + <0 137 4>, + <0 138 4>, + <0 139 4>; + #dma-cells = <1>; + clocks = <&dummy_clk>; + };