From patchwork Mon Aug 19 13:01:41 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 171623 Delivered-To: patch@linaro.org Received: by 2002:a92:d204:0:0:0:0:0 with SMTP id y4csp2947567ily; Mon, 19 Aug 2019 06:02:24 -0700 (PDT) X-Google-Smtp-Source: APXvYqylzInHcLJXmUN7pHOBgbASDB1kStdpyWJ0Hcv5D8jV2+XGJghf57s34FCKlaKukYZ/T8T1 X-Received: by 2002:a17:902:1122:: with SMTP id d31mr22797655pla.254.1566219744122; Mon, 19 Aug 2019 06:02:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1566219744; cv=none; d=google.com; s=arc-20160816; b=gRLfxBnjJke1LZZynQ4q+49WxFvPiCaEtoRfmwQYu307MmNqT65B46hajpVodZJYlh IImciaHY+D1iLPqHUmZyQZrfR1eJsjHKjXl3hdR4MofftRHeW6Q355DelVoHCgrvx+ZB bwhJS2rrou/fLEiRF4mAfDm7eQJGIXe58LAnFCut93ECUKYbJxkYXB6x6mgZcJ7pBMKK JVSsT54x9+Ji0OOqh0yk0JWMHaCJ6f8srYZ7ha2cfyr8NhmsAmB15pOHbQEiCQVoo5Sg vVPng1AFwxlVsQMyGygY1JJzXClycLfUb6bZqQdwN1D8W5fEPuiH0ieP/5c5T0ICrvx9 zYnQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=kgB5pCuOS2QWyyNQUlCeMbbF7mRF+VE6sHHJ2GG7b1c=; b=J1ZNfTZ9xZrxGvXfHZQJtI2zVzqJPWIoKhFJwrjjJEV5IgeyUFIm6yh1ZBhDbL07yV oclnyYHwI15CcxBK0gI/jAHp1TsRxGJbA4t1TVCpAb2g7VzPxhCcOvNYsbe40a11Y4AZ nL+PTxfDvxjVRde7421yd44MBM8DOGR5LrFt6MlhRWVgBTQEuCTus14EGBveJDVOAmXb ZQUEWLu3UWrtl/mD6i8mJsdTa0s/iZCs/BkVkigD0qY25a1s6sJ2s+bsB53FctIe8S71 lIVbJu1RCLBy00i4S+8We8aEeF9wYl97QdD/6q39scZkimDU+Uomp/oGU+tqGkm1UJIu QY6A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=nw9Dwk3Q; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x8si9642598plr.252.2019.08.19.06.02.23; Mon, 19 Aug 2019 06:02:24 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=nw9Dwk3Q; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727734AbfHSNCX (ORCPT + 8 others); Mon, 19 Aug 2019 09:02:23 -0400 Received: from mail-pf1-f194.google.com ([209.85.210.194]:40477 "EHLO mail-pf1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727714AbfHSNCV (ORCPT ); Mon, 19 Aug 2019 09:02:21 -0400 Received: by mail-pf1-f194.google.com with SMTP id w16so1142377pfn.7 for ; Mon, 19 Aug 2019 06:02:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=kgB5pCuOS2QWyyNQUlCeMbbF7mRF+VE6sHHJ2GG7b1c=; b=nw9Dwk3QD2aloehUTET6YzOtYe6ra0WCysGEa6TihGulv553Lr1X+HSYd/2rg+jiaB 52ovxI4pcqXrV/m2Dedi1UjjV5ga8rEYW2ds9BoTNqUdRvLqGaVrGtlVzGk4Q5wyjlWQ iSN/EMURafFVa3z4DnfSYWt4a8FdwNAuJeknlGyH8haT0WOi8tsXDJg2IgtZosn0Igdl IOKJmpYZiDfIFg8wmxdECQJ4kLNHfvehjTh00bxK1hPdEOhnbKdm8VrNGnXgUv3dPZr7 AJjPxQ2bfDD0tAZeY8dhttfynSZJwNsoL2R+PoolRdgDuA0aZpFQJ+6/AMp4Klb3nxrA 8AXw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=kgB5pCuOS2QWyyNQUlCeMbbF7mRF+VE6sHHJ2GG7b1c=; b=XLW0E+rZI8byrW3fjy/VG35wTJjDN0svHCmaXB9wFrUCFTV5TfmQyLH6FxzmQ6psWY DD6LkJDTP6pogE6eqN2dvNG2S2cQ8lq/3Jak3LgxcItwPIvtj8UvHjV8EvAvVMqkLGdE KMImmFI3U9LN2irWJcft+5fWTxzO3D46OHU0VQV5MqAc4W69oa302R+Ep8TGpRWmmrZ4 uliNCnEQ1n8yXJ4hjMS7fhnGTAT03fRypa9EjvD/f4ke+1k0RroWrhdtQCf51PUDW6kN zHFPs3LZMJQs+YsR0/q0C7rcqlre8hXkiihlokBVllW98dU6FyG/1qdbUTChq+3LO9ke zH5Q== X-Gm-Message-State: APjAAAVmaeIdB2fuYJksnbJsbJ6POwr5aBIvIv8g2lSYOcbyWogwZIyR +1sxf2ipxkeKD9+eF0rOC6sR X-Received: by 2002:a62:144f:: with SMTP id 76mr24023906pfu.62.1566219741193; Mon, 19 Aug 2019 06:02:21 -0700 (PDT) Received: from localhost.localdomain ([103.59.133.81]) by smtp.googlemail.com with ESMTPSA id l123sm20626464pfl.9.2019.08.19.06.02.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 19 Aug 2019 06:02:20 -0700 (PDT) From: Manivannan Sadhasivam To: sboyd@kernel.org, mturquette@baylibre.com, robh+dt@kernel.org Cc: linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, haitao.suo@bitmain.com, darren.tsao@bitmain.com, fisher.cheng@bitmain.com, alec.lin@bitmain.com, Manivannan Sadhasivam Subject: [PATCH v3 6/8] arm64: dts: bitmain: Source common clock for UART controllers Date: Mon, 19 Aug 2019 18:31:41 +0530 Message-Id: <20190819130143.18778-7-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190819130143.18778-1-manivannan.sadhasivam@linaro.org> References: <20190819130143.18778-1-manivannan.sadhasivam@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Remove fixed clock and source common clock for UART controllers. Signed-off-by: Manivannan Sadhasivam --- arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts | 9 --------- arch/arm64/boot/dts/bitmain/bm1880.dtsi | 12 ++++++++++++ 2 files changed, 12 insertions(+), 9 deletions(-) -- 2.17.1 diff --git a/arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts b/arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts index 3e8c70778e24..7a2c7f9c2660 100644 --- a/arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts +++ b/arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts @@ -49,12 +49,6 @@ reg = <0x1 0x00000000 0x0 0x40000000>; // 1GB }; - uart_clk: uart-clk { - compatible = "fixed-clock"; - clock-frequency = <500000000>; - #clock-cells = <0>; - }; - soc { gpio0: gpio@50027000 { porta: gpio-controller@0 { @@ -173,21 +167,18 @@ &uart0 { status = "okay"; - clocks = <&uart_clk>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_uart0_default>; }; &uart1 { status = "okay"; - clocks = <&uart_clk>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_uart1_default>; }; &uart2 { status = "okay"; - clocks = <&uart_clk>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_uart2_default>; }; diff --git a/arch/arm64/boot/dts/bitmain/bm1880.dtsi b/arch/arm64/boot/dts/bitmain/bm1880.dtsi index 8471662413da..fa6e6905f588 100644 --- a/arch/arm64/boot/dts/bitmain/bm1880.dtsi +++ b/arch/arm64/boot/dts/bitmain/bm1880.dtsi @@ -174,6 +174,9 @@ uart0: serial@58018000 { compatible = "snps,dw-apb-uart"; reg = <0x0 0x58018000 0x0 0x2000>; + clocks = <&clk BM1880_CLK_UART_500M>, + <&clk BM1880_CLK_APB_UART>; + clock-names = "baudclk", "apb_pclk"; interrupts = ; reg-shift = <2>; reg-io-width = <4>; @@ -184,6 +187,9 @@ uart1: serial@5801A000 { compatible = "snps,dw-apb-uart"; reg = <0x0 0x5801a000 0x0 0x2000>; + clocks = <&clk BM1880_CLK_UART_500M>, + <&clk BM1880_CLK_APB_UART>; + clock-names = "baudclk", "apb_pclk"; interrupts = ; reg-shift = <2>; reg-io-width = <4>; @@ -194,6 +200,9 @@ uart2: serial@5801C000 { compatible = "snps,dw-apb-uart"; reg = <0x0 0x5801c000 0x0 0x2000>; + clocks = <&clk BM1880_CLK_UART_500M>, + <&clk BM1880_CLK_APB_UART>; + clock-names = "baudclk", "apb_pclk"; interrupts = ; reg-shift = <2>; reg-io-width = <4>; @@ -204,6 +213,9 @@ uart3: serial@5801E000 { compatible = "snps,dw-apb-uart"; reg = <0x0 0x5801e000 0x0 0x2000>; + clocks = <&clk BM1880_CLK_UART_500M>, + <&clk BM1880_CLK_APB_UART>; + clock-names = "baudclk", "apb_pclk"; interrupts = ; reg-shift = <2>; reg-io-width = <4>;