From patchwork Sun Aug 18 05:17:54 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jassi Brar X-Patchwork-Id: 171549 Delivered-To: patch@linaro.org Received: by 2002:a92:d204:0:0:0:0:0 with SMTP id y4csp1399997ily; Sat, 17 Aug 2019 22:17:59 -0700 (PDT) X-Google-Smtp-Source: APXvYqzLh10O3WhGANtov4Nih8Y9JffyGokFU1/QbP4oKFmZU5o60tztlF8+o1VpV6x27NLRSpaU X-Received: by 2002:aa7:87d5:: with SMTP id i21mr18317686pfo.70.1566105479499; Sat, 17 Aug 2019 22:17:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1566105479; cv=none; d=google.com; s=arc-20160816; b=IWz/GVpLlwuJDsccAnSTs3PiCaMVO7lrQJne9VMJEOfWpdcvCXb9ra1EjphGfSNp4+ +jPzG3yx/KGg0UcgFjtB/mPqYxm886wo94tZTAoKV+M9YSXHca1uckZ8naXExSJWxtHc kt1KiwLjZ9NQg9uppxkc+gmHuhJvgRV8bMzfrVEQj7E+R0wtCFLr2BFT66xVbLZaNxiK xuoHTKrGah3T8d4shw68fHV3IbtwCYHJFBfP+I7nvgJQeFoEkyTz3UQkokQExpNXRTTD Z8GPWL2BEzEZUr54ipWPzOus0nb9e0y4uanKA42HV0s8mPBofUGIDxsRuPbnCrn5GeJf aqpg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=iEatzND/aC5crywDjtqzdYBxGGvNVlFaCiZdi1PIp/M=; b=eAQ+c23C9OFdD7bItxosmjYK2/pOH8RheckUAkwzBCy4gOhBfRnt5gA93wUbrZ5nmZ Ypq99oS4pgWi+B4RV5uID/MLNL3Uz0bRtFmS96kIPqNexLD7ihvKoYpmNFhyedewbIto V6DgTM/4HqwCqkv7gHBwr/WmV6KgsriYDlbkOH2/hIYy0XaGK94lcgSENP8pLZMKWhOS FEOLimpT6DPhkweqq89kurKN8NdYN4mygIbQf57mqCuB0NaebOpWh1jkHUx9rmz6uUYD U6lKMNCId5MQLDsi28ZFs08JA3gHyr96LcXOw+nYzNMukOraC44J59zefFm7DpNeaJdy hknQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b="bj/pTK8r"; spf=pass (google.com: best guess record for domain of dmaengine-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=dmaengine-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v186si7104361pgd.358.2019.08.17.22.17.59; Sat, 17 Aug 2019 22:17:59 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of dmaengine-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b="bj/pTK8r"; spf=pass (google.com: best guess record for domain of dmaengine-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=dmaengine-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725916AbfHRFR6 (ORCPT + 3 others); Sun, 18 Aug 2019 01:17:58 -0400 Received: from mail-pf1-f194.google.com ([209.85.210.194]:36938 "EHLO mail-pf1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725290AbfHRFR6 (ORCPT ); Sun, 18 Aug 2019 01:17:58 -0400 Received: by mail-pf1-f194.google.com with SMTP id 129so5251459pfa.4; Sat, 17 Aug 2019 22:17:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=iEatzND/aC5crywDjtqzdYBxGGvNVlFaCiZdi1PIp/M=; b=bj/pTK8rTnK0G2wb6zgmdgsYOAMH86NodQ39afYDG8wewHPtmXKLlwBC06mZMVT8m1 DHDHU29mG3bRxDlLByV9B4jX6ypaDh1wxHMlHA7lYl3ZjocUqJfdRXiKpuy+u8LENkzd Cux/JbVNv0VGO+TeL+4pLi55El7LD2wmcCPqXCREGx5XznI0q/m4uT/bf67l3ZaGdnXv OO7TyHxhaTsgevKgBQKXnbh+UWCLZeaKQjmw2Yqc2pXanIVzyyhKLISG5sG/uGfu2QlN K2Qomkp/izzwhVWgYNX9Fwtjhtz6Smo4xSHvjaQZzCicTutoDiX8PVjh/Je68d/cooAU H6Fw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=iEatzND/aC5crywDjtqzdYBxGGvNVlFaCiZdi1PIp/M=; b=ZzBJzeTtRzVoVRxQ8oYLRdV0IJOqG08rhLsZp7/4Sqk+FbCyjwkScfLhX+5+Jngq4V naGkoBEkOQGJhqIJcxitgVCyi5pbAhPEnmPPxk1Fiboj9a8vAVfvxtf5Ni63QOf7S9oy BV+ZA89zm5l401hhhuaBqw9i4BDTRJcF/ccCIE8aPHfZ7z4GqHsHNM/jExcV95teXJis pIe9helQ590+fks4Y4Bko/VrjDuNqQCSCP2OkK5HBlofi5OHUamqlcM1iRaKw/bvdzV3 3XzJcqixLEKXA6TutT3TvT6CoqmoJDMsAHWCZMYeQ2EDtmiBvtBLRSTiAqMT+qMOV0L0 DKSA== X-Gm-Message-State: APjAAAVtmRkQ0ZZ+RzrUZ2afe+jlbaupocvGJpDRPJW7whkQmrl/jxWM d5uAJIayADM7PhDaVHbIHhbGr5fa X-Received: by 2002:a17:90a:b016:: with SMTP id x22mr15275516pjq.116.1566105477716; Sat, 17 Aug 2019 22:17:57 -0700 (PDT) Received: from localhost.localdomain (S0106d80d17472dbd.wp.shawcable.net. [24.79.253.190]) by smtp.gmail.com with ESMTPSA id j5sm11599982pfi.104.2019.08.17.22.17.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 17 Aug 2019 22:17:57 -0700 (PDT) From: jassisinghbrar@gmail.com To: dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: vkoul@kernel.org, robh+dt@kernel.org, Jassi Brar Subject: [PATCH v2 1/2] dt-bindings: milbeaut-m10v-hdmac: Add Socionext Milbeaut HDMAC bindings Date: Sun, 18 Aug 2019 00:17:54 -0500 Message-Id: <20190818051754.17548-1-jassisinghbrar@gmail.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190818051647.17475-1-jassisinghbrar@gmail.com> References: <20190818051647.17475-1-jassisinghbrar@gmail.com> Sender: dmaengine-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: dmaengine@vger.kernel.org From: Jassi Brar Document the devicetree bindings for Socionext Milbeaut HDMAC controller. Controller has upto 8 floating channels, that need a predefined slave-id to work from a set of slaves. Signed-off-by: Jassi Brar --- .../bindings/dma/milbeaut-m10v-hdmac.txt | 32 +++++++++++++++++++ 1 file changed, 32 insertions(+) create mode 100644 Documentation/devicetree/bindings/dma/milbeaut-m10v-hdmac.txt -- 2.17.1 Reviewed-by: Rob Herring diff --git a/Documentation/devicetree/bindings/dma/milbeaut-m10v-hdmac.txt b/Documentation/devicetree/bindings/dma/milbeaut-m10v-hdmac.txt new file mode 100644 index 000000000000..f0960724f1c7 --- /dev/null +++ b/Documentation/devicetree/bindings/dma/milbeaut-m10v-hdmac.txt @@ -0,0 +1,32 @@ +* Milbeaut AHB DMA Controller + +Milbeaut AHB DMA controller has transfer capability bellow. + - device to memory transfer + - memory to device transfer + +Required property: +- compatible: Should be "socionext,milbeaut-m10v-hdmac" +- reg: Should contain DMA registers location and length. +- interrupts: Should contain all of the per-channel DMA interrupts. + Number of channels is configurable - 2, 4 or 8, so + the number of interrupts specfied should be {2,4,8}. +- #dma-cells: Should be 1. Specify the ID of the slave. +- clocks: Phandle to the clock used by the HDMAC module. + + +Example: + + hdmac1: dma-controller@1e110000 { + compatible = "socionext,milbeaut-m10v-hdmac"; + reg = <0x1e110000 0x10000>; + interrupts = <0 132 4>, + <0 133 4>, + <0 134 4>, + <0 135 4>, + <0 136 4>, + <0 137 4>, + <0 138 4>, + <0 139 4>; + #dma-cells = <1>; + clocks = <&dummy_clk>; + };