From patchwork Wed Jul 31 20:29:20 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jorge Ramirez-Ortiz X-Patchwork-Id: 170228 Delivered-To: patch@linaro.org Received: by 2002:a92:512:0:0:0:0:0 with SMTP id q18csp4462487ile; Wed, 31 Jul 2019 13:29:45 -0700 (PDT) X-Google-Smtp-Source: APXvYqxPbEXsq6dlU80XXHuel0jgvG+sTgxY5N3KL7XooB69T/nZdCC4L3JPG381LlTt9xQNezq2 X-Received: by 2002:a17:90a:c70c:: with SMTP id o12mr4761460pjt.62.1564604985624; Wed, 31 Jul 2019 13:29:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1564604985; cv=none; d=google.com; s=arc-20160816; b=0Mjnat5+1Wf4504jgWwP7dAO37mTbATxKJ8+6nP0OuhIusmPyugBbLtioyylT0tnpx 13hquWrFJOXc5vT2v1oY7euICpNla+6EVQ061BQiWQWsXZpgCYJo5fhhquC5dJ7UlxcP Fi6hPQ+qle0YjgC0dgYgPRjn1DUQat117IXsRIYlUu+LuFSV5feupeYzgaUQoYG2YbCl yCU3X/8QwAnwQ1Zkr7GqFn1hrHbdFCl7xqMIcxAvuFyMu01m4sOqDiwqPgrqy1srPGc3 Or6OiCwVbSz2nvBjMA27EyFFAETJOn/ZLGQHodZ+ceWfd3b0zUEGDmUJlpSLnK5PBeWe UEjg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=YOocsbJSeEFZluDhuzPE1zAAorjfBXrmhgRxid6+uG4=; b=K1f3lxKy1mMKAe5RRnoiRQsf457yLi/iOqdCNWvQ3UFY/kFy/xvW0LgL6P3lmYMwsB XZBxbS9Miog6Es7HWeVWLV2m23l/wZPMSYsRjiNejIBAcB7JqND+VR9jhqYGj+dKGgBO 4m20scf2cIJ+GBpEDz3UYvT02QRRwReNkppaGqb7lx56mxDkZfzXYHDJAvBI9h8Hddi0 aGK8ZbyqH9f4DXowJfCoO8+cX4Gqv73MduVk+Zt03SP2DSFJWItuaSa8vdslsrh55WrG YQ33MPLgFBl7vp+B4WEGZl4boLGrrRoxG0pK2WPOsF606axu82oxMrcvKkBRSNppKM/7 bItQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=fbHyeQff; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i64si34419705pge.307.2019.07.31.13.29.45; Wed, 31 Jul 2019 13:29:45 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=fbHyeQff; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730643AbfGaU3o (ORCPT + 8 others); Wed, 31 Jul 2019 16:29:44 -0400 Received: from mail-wm1-f65.google.com ([209.85.128.65]:40389 "EHLO mail-wm1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730585AbfGaU3n (ORCPT ); Wed, 31 Jul 2019 16:29:43 -0400 Received: by mail-wm1-f65.google.com with SMTP id v19so61018554wmj.5 for ; Wed, 31 Jul 2019 13:29:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=YOocsbJSeEFZluDhuzPE1zAAorjfBXrmhgRxid6+uG4=; b=fbHyeQffSQKLyJZweT+WJ4+v6XLbm73VRmJtKif+8DkHNYy3c9TYTD2MYwCZOHUcUr QJ+vr34pV4wi2sUxPS6fRLR0yLGRbeUDIZFRi5yetwxKdN1qQ8heUZvrxUwtBJP7Vthp VlkwzSdOiLVviHfnmXUJvONySuBWzlgMYw85+NZgGvgNNJ+IzBK7FE08NVPFkrFZHZiY 98InzBB2uz5dK7VvdIFyKPNsSu1/1ae2NMb6JwLDDLB4m9K0PuCmkUzlmQBPu2/lr9IG cfe6YpP2wTjzhuv2QouZ/Jy4zJx1+WmxjetGIQcELpeKyUQLsiyLszwnRdnaJtBFA+q6 FzBw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=YOocsbJSeEFZluDhuzPE1zAAorjfBXrmhgRxid6+uG4=; b=rXUHZLakdDJxdntBN42Z+T4w7hMx2Y0zvRi0sQIBKNtmJCTQia79AsxLWtbCkW1+MO FG4IdUsUMyZu1z6UnF/Ji6HdPAa/wXHZf4w6TZE04hzmuRUroC/JTv26VCHHDhj4z0Od OsYQPg4ORgsfu+j4MI+3o1R0q6RbM0JdYjq+s4nO1RCiAy+6eTqqc17dIuZlnIBSPzaJ UqZczqYBBNBDMgrsZmug7B4bDT8T24Y3tCaOEyXGtmU4oX2XWtVWvWYGVMY1Sud/Dwwk FtGqGmZoGJxT0XRmu05PcGmYILvFWPu/nUoWAG0p32CVhLOxitVrj5EHsa0zSl+dAdXk 4ysA== X-Gm-Message-State: APjAAAXZq/ZlEhGXCXZYnHBmbcamz2cFkYhdfdYxTMuIvHdeN3g+Hzeg l1AaFaKJIxiFToKXquh9fAI6cA== X-Received: by 2002:a1c:9a53:: with SMTP id c80mr51418847wme.173.1564604981865; Wed, 31 Jul 2019 13:29:41 -0700 (PDT) Received: from localhost.localdomain (19.red-176-86-136.dynamicip.rima-tde.net. [176.86.136.19]) by smtp.gmail.com with ESMTPSA id i18sm91905591wrp.91.2019.07.31.13.29.40 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 31 Jul 2019 13:29:41 -0700 (PDT) From: Jorge Ramirez-Ortiz To: jorge.ramirez-ortiz@linaro.org, bjorn.andersson@linaro.org, sboyd@kernel.org, david.brown@linaro.org, jassisinghbrar@gmail.com, mark.rutland@arm.com, mturquette@baylibre.com, robh+dt@kernel.org, will.deacon@arm.com, arnd@arndb.de, horms+renesas@verge.net.au, heiko@sntech.de, sibis@codeaurora.org, enric.balletbo@collabora.com, jagan@amarulasolutions.com, olof@lixom.net Cc: vkoul@kernel.org, niklas.cassel@linaro.org, georgi.djakov@linaro.org, amit.kucheria@linaro.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, linux-arm-msm@vger.kernel.org, khasim.mohammed@linaro.org Subject: [PATCH v4 04/13] dt-bindings: mailbox: qcom: Add clock-name optional property Date: Wed, 31 Jul 2019 22:29:20 +0200 Message-Id: <20190731202929.16443-5-jorge.ramirez-ortiz@linaro.org> X-Mailer: git-send-email 2.22.0 In-Reply-To: <20190731202929.16443-1-jorge.ramirez-ortiz@linaro.org> References: <20190731202929.16443-1-jorge.ramirez-ortiz@linaro.org> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org When the APCS clock is registered (platform dependent), it retrieves its parent names from hardcoded values in the driver. The following commit allows the DT node to provide such clock names to the platform data based clock driver therefore avoiding having to explicitly embed those names in the clock driver source code. Co-developed-by: Niklas Cassel Signed-off-by: Niklas Cassel Signed-off-by: Jorge Ramirez-Ortiz Reviewed-by: Rob Herring Reviewed-by: Bjorn Andersson --- .../mailbox/qcom,apcs-kpss-global.txt | 24 ++++++++++++++++--- 1 file changed, 21 insertions(+), 3 deletions(-) -- 2.22.0 diff --git a/Documentation/devicetree/bindings/mailbox/qcom,apcs-kpss-global.txt b/Documentation/devicetree/bindings/mailbox/qcom,apcs-kpss-global.txt index 1232fc9fc709..b69310322b09 100644 --- a/Documentation/devicetree/bindings/mailbox/qcom,apcs-kpss-global.txt +++ b/Documentation/devicetree/bindings/mailbox/qcom,apcs-kpss-global.txt @@ -18,10 +18,11 @@ platforms. Usage: required Value type: Definition: must specify the base address and size of the global block + - clocks: - Usage: required if #clocks-cells property is present - Value type: - Definition: phandle to the input PLL, which feeds the APCS mux/divider + Usage: required if #clock-names property is present + Value type: + Definition: phandles to the two parent clocks of the clock driver. - #mbox-cells: Usage: required @@ -33,6 +34,12 @@ platforms. Value type: Definition: as described in clock.txt, must be 0 +- clock-names: + Usage: required if the platform data based clock driver needs to + retrieve the parent clock names from device tree. + This will requires two mandatory clocks to be defined. + Value type: + Definition: must be "aux" and "pll" = EXAMPLE The following example describes the APCS HMSS found in MSM8996 and part of the @@ -65,3 +72,14 @@ Below is another example of the APCS binding on MSM8916 platforms: clocks = <&a53pll>; #clock-cells = <0>; }; + +Below is another example of the APCS binding on QCS404 platforms: + + apcs_glb: mailbox@b011000 { + compatible = "qcom,qcs404-apcs-apps-global", "syscon"; + reg = <0x0b011000 0x1000>; + #mbox-cells = <1>; + clocks = <&gcc GCC_GPLL0_AO_OUT_MAIN>, <&apcs_hfpll>; + clock-names = "aux", "pll"; + #clock-cells = <0>; + };