From patchwork Thu Jun 6 16:30:43 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Grygorii Strashko X-Patchwork-Id: 165998 Delivered-To: patch@linaro.org Received: by 2002:a92:9e1a:0:0:0:0:0 with SMTP id q26csp9013207ili; Thu, 6 Jun 2019 09:32:01 -0700 (PDT) X-Google-Smtp-Source: APXvYqyeuVHNsNI6yBYeMKE9dk6vAuTA3/ErcAKzmXwEA4xQBPiOsVrgs8FgolxZd3Eq8YobrhHk X-Received: by 2002:a63:dc15:: with SMTP id s21mr4202168pgg.215.1559838721714; Thu, 06 Jun 2019 09:32:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1559838721; cv=none; d=google.com; s=arc-20160816; b=0FoYl7Tu6Q3yPFgwd8X8hkJ4M1vQAY3WhfGuo0BhOoHpptrsOqUI6Ia4rF613VYkzK 7SfZv3XgFQUguc8d1Kmkao/DaHmJGW5CEPLEEcaNLVuIzbh59jgkjr+5CTG+zeDOXTlJ OOVqgN8lH72MsUyLlcxk45q5D4I9N7Q7OawIcIcHN3KJ+vLh4pkRJBF7N3gqC+sXK7u+ mUJE1Je0cPMFHKJOGDRTHFDzxSt2sdoWV+Z0vrEbMUvkrQ0nrdbB+A7fPyM4N/exaTRJ npYLafDg/pQzr5a5yk7wlp3nDtoOkAl4jSQZV4TR/GkKl0Ok9m/RCCPL7RwTLNALxaIF zgUQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=1zFy936XzUIi67D9OgTkgxcx0/Qz9tb8yXJIunLl9x0=; b=fWokTP+hTBVYt4KGZ0awKBxU1K9S8fKXAZVXGmHbeYO1CS3z+CIU6GAYb3MF4wY0it FxkJklbbKu0UN55v1YqFlQfpw2PFAi06puDdvwqW5A0V9NGyYZVENzt0sJJJxGxYBgIt PM1zJOAzYD/cXlKtXJ0gP15dgBAikzRg/QJiyGnS/Us/D6FS3+C1yDDqiVO8sEZoWRTE w5Nn1+VBBTkfpbFpZSg/6v94fKEjA6kNm27m6+zmHtjmzMqfctV7gjgjg9XDs81JCtdS tlXSbiul2CwI9RNFqhaogLXrQivnf/1bAV9XiJj6cbt98zKonqByeNfRa+8Jh4Qu+che aw4A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="Ej9cG/WX"; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b61si2289475pjc.46.2019.06.06.09.32.01; Thu, 06 Jun 2019 09:32:01 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="Ej9cG/WX"; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727085AbfFFQcB (ORCPT + 8 others); Thu, 6 Jun 2019 12:32:01 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:50302 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726732AbfFFQcB (ORCPT ); Thu, 6 Jun 2019 12:32:01 -0400 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id x56GVaBg108201; Thu, 6 Jun 2019 11:31:36 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1559838696; bh=1zFy936XzUIi67D9OgTkgxcx0/Qz9tb8yXJIunLl9x0=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=Ej9cG/WX5ItexR3oQP0B5Vz41cwtbSNYH3njqC8SQbQcr+av6ELvWnVx8LdPbUN/6 ogtzE7Yn1Oyn9aprAkwfatjvEQyu1TBJ4YRUukglQNDhKHn2mQcZ2ZVfsBUDBYWPYN 8Oxvg/IR4BKpxlB9+cAIuXpdB8Az9D+P/hplv6Pk= Received: from DFLE112.ent.ti.com (dfle112.ent.ti.com [10.64.6.33]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x56GVZ9R007098 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 6 Jun 2019 11:31:35 -0500 Received: from DFLE106.ent.ti.com (10.64.6.27) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5; Thu, 6 Jun 2019 11:31:35 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE106.ent.ti.com (10.64.6.27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5 via Frontend Transport; Thu, 6 Jun 2019 11:31:35 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id x56GVYQd045341; Thu, 6 Jun 2019 11:31:35 -0500 From: Grygorii Strashko To: "David S. Miller" , Santosh Shilimkar , Richard Cochran , Rob Herring CC: Sekhar Nori , Murali Karicheri , Wingman Kwok , , , , , Grygorii Strashko Subject: [PATCH net-next v2 06/10] ARM: dts: k2e-clocks: add input ext. fixed clocks tsipclka/b Date: Thu, 6 Jun 2019 19:30:43 +0300 Message-ID: <20190606163047.31199-7-grygorii.strashko@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190606163047.31199-1-grygorii.strashko@ti.com> References: <20190606163047.31199-1-grygorii.strashko@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add set of fixed, external input clocks definitions for TSIPCLKA, TSIPCLKB clocks. Such clocks can be used as reference clocks for some HW modules (as cpts, for example) by configuring corresponding clock muxes. For these clocks real frequencies have to be defined in board files. Signed-off-by: Grygorii Strashko Acked-by: Richard Cochran --- arch/arm/boot/dts/keystone-k2e-clocks.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) -- 2.17.1 diff --git a/arch/arm/boot/dts/keystone-k2e-clocks.dtsi b/arch/arm/boot/dts/keystone-k2e-clocks.dtsi index f7592155a740..cf30e007fea3 100644 --- a/arch/arm/boot/dts/keystone-k2e-clocks.dtsi +++ b/arch/arm/boot/dts/keystone-k2e-clocks.dtsi @@ -71,4 +71,24 @@ clocks { reg-names = "control", "domain"; domain-id = <29>; }; + + /* + * Below are set of fixed, input clocks definitions, + * for which real frequencies have to be defined in board files. + * Those clocks can be used as reference clocks for some HW modules + * (as cpts, for example) by configuring corresponding clock muxes. + */ + tsipclka: tsipclka { + #clock-cells = <0>; + compatible = "fixed-clock"; + clock-frequency = <0>; + clock-output-names = "tsipclka"; + }; + + tsipclkb: tsipclkb { + #clock-cells = <0>; + compatible = "fixed-clock"; + clock-frequency = <0>; + clock-output-names = "tsipclkb"; + }; };