From patchwork Mon May 13 10:20:10 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sibi Sankar X-Patchwork-Id: 164009 Delivered-To: patch@linaro.org Received: by 2002:a92:9e1a:0:0:0:0:0 with SMTP id q26csp1133751ili; Mon, 13 May 2019 03:20:51 -0700 (PDT) X-Google-Smtp-Source: APXvYqyj1/ibrTADzXZ5Cs2gL9rde2f8uvEdRKGDmNywcso6GimjZJu4ola54jtPddGHU01ocY0B X-Received: by 2002:aa7:8083:: with SMTP id v3mr32868876pff.135.1557742851817; Mon, 13 May 2019 03:20:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1557742851; cv=none; d=google.com; s=arc-20160816; b=xSt0+rV23al7er12+NyBdIxiThIw+swKXxU04fYAu7ovDQMxlAa/ziggikdxNrF/iP Rl2NqXvrI/Qen5fOZ5A5Tlu8+uSCQSJftc0LaOGS4ELjgogQKtI39GDxbF9SrYMARvME Qx2QnHCeY9CGdVYtv9eBcKeudtemaVsec5VtaEOXCg4mD+iHq9wMRC+rP9WmTOpYxnEY PIB7k+hQDNA6pZrls+VToAZs2NM0PW53lJBPgQ6aayLH22b/fDtpq8VxSH/il3TmsDxL Gf6DcIZdXBT6izzBuR0qV2yEgkUbNjuR6dxrOGeA9rX0ATyVxPZhEFG5WQMxq4vV9Pvt MhBg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dmarc-filter:dkim-signature:dkim-signature; bh=uHpTZtkkvTq9MDkNKIWgnuXyS51qI2sJt4LMzuFeZ3A=; b=Pbr/lSVFlOr37aylxuVZzi12hW9DeCsZNZQcC6CADYgWKPbzkFTV0APyHxmqrt7D7z TveGGsZ07acxMSFVO4dfXHZuq22Zsmn76omV9bw+Bp5wFIsW+hSa5Y3YR3SBXgcgfT6N LEQguVagFNC+9i9DRv6dau95nYU7nTFupRN3eWXx+fSjY5xIiyrlQPboqzsr9bPIq1w+ FussQv0So1VHnHG9cC5+sp9tgssfdVZ1FrOA7BH5qJrRLAgFd/fIW3kxvCe7JbHzFsB6 oCg1CcO4+GlcSsgJHPoYKsGDNGfBslytckaf/Zyyt/icnOqv3N8eNYEK7kFtnuEGJdk4 UDjw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=G1q511HO; dkim=pass header.i=@codeaurora.org header.s=default header.b="GCcy/zoj"; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g13si15580557pgs.161.2019.05.13.03.20.51; Mon, 13 May 2019 03:20:51 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=G1q511HO; dkim=pass header.i=@codeaurora.org header.s=default header.b="GCcy/zoj"; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727690AbfEMKUu (ORCPT + 7 others); Mon, 13 May 2019 06:20:50 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:56400 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727590AbfEMKUu (ORCPT ); Mon, 13 May 2019 06:20:50 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 4439A608A5; Mon, 13 May 2019 10:20:48 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1557742849; bh=bOsp+69oWAjkbCbk4HGkpgA8bZks0hYFvuAcYpjzz9k=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=G1q511HOnEowEsVNGUHeNEbkQRrLHrp0cJKvb0lE9X6M4tLq0oxnPA82L7O02evCN PW7eLLAIYcv0vFd3Ogsx00RYNGALjdklHHrfn3m7GbRqOPoPxJYKefZcLTNwlfBcOY NQvy8+KUw7yKAKK+sewJ0scVmcmx1BEXmiMvMdhQ= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_INVALID, DKIM_SIGNED autolearn=no autolearn_force=no version=3.4.0 Received: from blr-ubuntu-87.qualcomm.com (blr-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.18.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: sibis@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 753B260DAB; Mon, 13 May 2019 10:20:44 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1557742847; bh=bOsp+69oWAjkbCbk4HGkpgA8bZks0hYFvuAcYpjzz9k=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=GCcy/zojd6AKVi1+84zOK6fKEwnC9HLGvNJm0A27+NmpPPv3OEi6eSIb3g66W2q71 hus2WEsAhHtb3xD9o+ddGoF99uSP4e6YdU2M4w/TVfmqZwxSbRvACc1EbVPtSw40vq Pu1axJPC2qtTnZWrvfovyjDme8VwrrwWDuIpCmGw= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 753B260DAB Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=sibis@codeaurora.org From: Sibi Sankar To: bjorn.andersson@linaro.org, robh+dt@kernel.org, agross@kernel.org Cc: david.brown@linaro.org, mark.rutland@arm.com, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, rnayak@codeaurora.org, marc.w.gonzalez@free.fr, Rob Herring , Sibi Sankar Subject: [PATCH v4 4/9] dt-bindings: power: Add rpm power domain bindings for qcs404 Date: Mon, 13 May 2019 15:50:10 +0530 Message-Id: <20190513102015.26551-5-sibis@codeaurora.org> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20190513102015.26551-1-sibis@codeaurora.org> References: <20190513102015.26551-1-sibis@codeaurora.org> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Bjorn Andersson Add RPM power domain bindings for the qcs404 family of SoC Signed-off-by: Bjorn Andersson Reviewed-by: Rob Herring [sibis: Add supported rpmpd states for qcs404] Signed-off-by: Sibi Sankar --- .../devicetree/bindings/power/qcom,rpmpd.txt | 1 + include/dt-bindings/power/qcom-rpmpd.h | 22 +++++++++++++++++++ 2 files changed, 23 insertions(+) -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project diff --git a/Documentation/devicetree/bindings/power/qcom,rpmpd.txt b/Documentation/devicetree/bindings/power/qcom,rpmpd.txt index 980e5413d18f..172ccf940c5c 100644 --- a/Documentation/devicetree/bindings/power/qcom,rpmpd.txt +++ b/Documentation/devicetree/bindings/power/qcom,rpmpd.txt @@ -6,6 +6,7 @@ which then translates it into a corresponding voltage on a rail Required Properties: - compatible: Should be one of the following * qcom,msm8996-rpmpd: RPM Power domain for the msm8996 family of SoC + * qcom,qcs404-rpmpd: RPM Power domain for the qcs404 family of SoC * qcom,sdm845-rpmhpd: RPMh Power domain for the sdm845 family of SoC - #power-domain-cells: number of cells in Power domain specifier must be 1. diff --git a/include/dt-bindings/power/qcom-rpmpd.h b/include/dt-bindings/power/qcom-rpmpd.h index 87d9c6611682..450378662944 100644 --- a/include/dt-bindings/power/qcom-rpmpd.h +++ b/include/dt-bindings/power/qcom-rpmpd.h @@ -36,4 +36,26 @@ #define MSM8996_VDDSSCX 5 #define MSM8996_VDDSSCX_VFC 6 +/* QCS404 Power Domains */ +#define QCS404_VDDMX 0 +#define QCS404_VDDMX_AO 1 +#define QCS404_VDDMX_VFL 2 +#define QCS404_LPICX 3 +#define QCS404_LPICX_VFL 4 +#define QCS404_LPIMX 5 +#define QCS404_LPIMX_VFL 6 + +/* RPM SMD Power Domain performance levels */ +#define RPM_SMD_LEVEL_RETENTION 16 +#define RPM_SMD_LEVEL_RETENTION_PLUS 32 +#define RPM_SMD_LEVEL_MIN_SVS 48 +#define RPM_SMD_LEVEL_LOW_SVS 64 +#define RPM_SMD_LEVEL_SVS 128 +#define RPM_SMD_LEVEL_SVS_PLUS 192 +#define RPM_SMD_LEVEL_NOM 256 +#define RPM_SMD_LEVEL_NOM_PLUS 320 +#define RPM_SMD_LEVEL_TURBO 384 +#define RPM_SMD_LEVEL_TURBO_NO_CPR 416 +#define RPM_SMD_LEVEL_BINNING 512 + #endif