From patchwork Thu Jan 31 00:39:27 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 157102 Delivered-To: patch@linaro.org Received: by 2002:a02:48:0:0:0:0:0 with SMTP id 69csp6587076jaa; Wed, 30 Jan 2019 16:40:29 -0800 (PST) X-Google-Smtp-Source: ALg8bN5jqWuFHcplSZB+h0snAoWCG6bbSfrpqOyPykON+QbA7D77LGcyt+vRG4xxhC0x6H6F0QT5 X-Received: by 2002:a62:3811:: with SMTP id f17mr33357231pfa.206.1548895229671; Wed, 30 Jan 2019 16:40:29 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1548895229; cv=none; d=google.com; s=arc-20160816; b=pVhYFBOUNkfI1BHschIUofZ/Zw11QxeSPoMh4cAX5kZSugjo3OfZeh9FtAn1mIikSR meJ5b7Ekdf4He4e8MstJpa7OeIp7B/DKpL1PKD4Gi6SRLJ8Ccul7HK6pPigJUHBb52i9 WPyh02aJIFB65VkvdMXwA4b9UbxJ6ZZXwyIHCxnhVgEHRbg9vSgzGBh8azLpC6xSQcQd AMhvhkTsDu+9V1VEUulgLCZfuWX5KtCZYY6RMdYm9gDrSup7No9JvAUIFGrp3PMdocGk P1BjR4ZsCBSbwe8Su7D7qYzzOB6aXD4agkZeoFBUOxhm3Hg2lzBHPPdMl0jrLzu8qD32 pxVQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=JJQe2lLdTM2hsTFb5II1fbwAeKRwdoCX1Mx+YzheR7s=; b=x3U/k0vRu3PaGrNw5GvsYppXTnfvXZHZusR4Ib3TzOG6xl4XYkZyvEnYNoygVA9rCv rPTAQoDsXiKAbIWAxzM7+QwTkTHPp59O+Rauk6xth7Y60Lnw/4B5T8DV1sq4P1vNuFDb urL60zul78VuaRlwhnCf6YjH5THYm4P4MaYWTVfEpuCeSeVSrL+M8fXfv4Rn3x3jsWbY n3zKECBwn+xV9ebnqHq6RMsO2aMpI74yE6x2Sn34ICl20pUHQyEPAgjda+OJ4YDh8Pmg jG7GWyeJFUKJBAnKwbGfSPLNhgLq71cylGNO3H9JfaDyNMo66+8wP6+kZhEp40IzJt6w A2gQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ZfR6oWnI; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f4si2700295pgg.492.2019.01.30.16.40.29; Wed, 30 Jan 2019 16:40:29 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ZfR6oWnI; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729651AbfAaAj6 (ORCPT + 7 others); Wed, 30 Jan 2019 19:39:58 -0500 Received: from mail-pg1-f193.google.com ([209.85.215.193]:40073 "EHLO mail-pg1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729338AbfAaAj5 (ORCPT ); Wed, 30 Jan 2019 19:39:57 -0500 Received: by mail-pg1-f193.google.com with SMTP id z10so583155pgp.7 for ; Wed, 30 Jan 2019 16:39:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=JJQe2lLdTM2hsTFb5II1fbwAeKRwdoCX1Mx+YzheR7s=; b=ZfR6oWnIedCNyRUz17+G0G/BvpYMitXwBA9px1nZvx4mXsQwNEcTOKGNqpE2ukYPuh pgMGjCnh2JJD39ODLRe3sDDiOmHdAlYT+iwmXBaBSgxXinhBOHlP83ToKnkkBdWz8vCL GgmES0+G9Kz54iXW8pUvTNOfySHUJKjgi+PCc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=JJQe2lLdTM2hsTFb5II1fbwAeKRwdoCX1Mx+YzheR7s=; b=JnTUxxErVWiLk3s7RbtdZGhc9dx26rk7Xf9sf2ROYNenfprK/iWGT7at38sMTAB6lR OKHz5xvPhdfuh9X44WKx0nPptzkIjylcRWLqkbo8yuVzQKPjrO7Td1LpIzcl0M/ef+KB 0iWrZIg8dmUctwZmANE0z5A8mFv3Jgmy+FUZzfSh3047UqqJScmGBT9B5Tq9xhxfmL9U /qNMlVmLw3jHCZCqzsCVqYbef51cegOL32oyt/OmBqIWMOyO0nfrBn/FZhSjMhdT3FFi Fc7JRTYK7Q34kyBPghDUPE/vipm+e7NSNfNiHepcFKSz5KTf6jQTuM6BnOK8aZ9s19Xt qsIQ== X-Gm-Message-State: AJcUukdGlz2klYlji21xpITSFFZhOHTyiBOOOtzwuM3evn/RPkhIsNO0 SkUWZ6e8nHCnC4pBb7ZRl6+2pg== X-Received: by 2002:a63:7c13:: with SMTP id x19mr27999911pgc.336.1548895196039; Wed, 30 Jan 2019 16:39:56 -0800 (PST) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id k15sm4357928pfb.147.2019.01.30.16.39.54 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 30 Jan 2019 16:39:55 -0800 (PST) From: Bjorn Andersson To: Andy Gross , David Brown Cc: Rob Herring , Mark Rutland , Ohad Ben-Cohen , Arun Kumar Neelakantam , Sibi Sankar , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-remoteproc@vger.kernel.org Subject: [PATCH v5 04/10] dt-bindings: soc: qcom: Add AOSS QMP binding Date: Wed, 30 Jan 2019 16:39:27 -0800 Message-Id: <20190131003933.11436-5-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20190131003933.11436-1-bjorn.andersson@linaro.org> References: <20190131003933.11436-1-bjorn.andersson@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add binding for the QMP based side-channel communication mechanism to the AOSS, which is used to control resources not exposed through the RPMh interface. Reviewed-by: Rob Herring Reviewed-by: Stephen Boyd Signed-off-by: Bjorn Andersson --- Changes since v4: - None Changes since v3: - Spelled out QMP .../bindings/soc/qcom/qcom,aoss-qmp.txt | 76 +++++++++++++++++++ include/dt-bindings/power/qcom-aoss-qmp.h | 15 ++++ 2 files changed, 91 insertions(+) create mode 100644 Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.txt create mode 100644 include/dt-bindings/power/qcom-aoss-qmp.h -- 2.18.0 diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.txt b/Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.txt new file mode 100644 index 000000000000..9ce6c42192ad --- /dev/null +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.txt @@ -0,0 +1,76 @@ +Qualcomm Always-On Subsystem side channel binding + +This binding describes the hardware component responsible for side channel +requests to the always-on subsystem (AOSS), used for certain power management +requests that is not handled by the standard RPMh interface. Each client in the +SoC has it's own block of message RAM and IRQ for communication with the AOSS. +The protocol used to communicate in the message RAM is known as Qualcomm +Messagin Protocol (QMP) + +The AOSS side channel exposes control over a set of resources, used to control +a set of debug related clocks and to affect the low power state of resources +related to the secondary subsystems. These resources are exposed as a set of +power-domains. + +- compatible: + Usage: required + Value type: + Definition: must be "qcom,sdm845-aoss-qmp" + +- reg: + Usage: required + Value type: + Definition: the base address and size of the message RAM for this + client's communication with the AOSS + +- interrupts: + Usage: required + Value type: + Definition: should specify the AOSS message IRQ for this client + +- mboxes: + Usage: required + Value type: + Definition: reference to the mailbox representing the outgoing doorbell + in APCS for this client, as described in mailbox/mailbox.txt + +- #power-domain-cells: + Usage: optional + Value type: + Definition: must be 1 + The provided power-domains are: + QDSS clock-domain (0), CDSP state (1), LPASS state (2), + modem state (3), SLPI state (4), SPSS state (5) and Venus + state (6). + += SUBNODES +The AOSS side channel also provides the controls for three cooling devices, +these are expressed as subnodes of the QMP node. The name of the node is used +to identify the resource and must therefor be "cx", "mx" or "ebi". + +- #cooling-cells: + Usage: optional + Value type: + Definition: must be 2 + += EXAMPLE + +The following example represents the AOSS side-channel message RAM and the +mechanism exposing the power-domains, as found in SDM845. + + aoss_qmp: qmp@c300000 { + compatible = "qcom,sdm845-aoss-qmp"; + reg = <0x0c300000 0x100000>; + interrupts = ; + mboxes = <&apss_shared 0>; + + #power-domain-cells = <1>; + + cx_cdev: cx { + #cooling-cells = <2>; + }; + + mx_cdev: mx { + #cooling-cells = <2>; + }; + }; diff --git a/include/dt-bindings/power/qcom-aoss-qmp.h b/include/dt-bindings/power/qcom-aoss-qmp.h new file mode 100644 index 000000000000..7d8ac1a4f90c --- /dev/null +++ b/include/dt-bindings/power/qcom-aoss-qmp.h @@ -0,0 +1,15 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* Copyright (c) 2018, Linaro Ltd. */ + +#ifndef __DT_BINDINGS_POWER_QCOM_AOSS_QMP_H +#define __DT_BINDINGS_POWER_QCOM_AOSS_QMP_H + +#define AOSS_QMP_QDSS_CLK 0 +#define AOSS_QMP_LS_CDSP 1 +#define AOSS_QMP_LS_LPASS 2 +#define AOSS_QMP_LS_MODEM 3 +#define AOSS_QMP_LS_SLPI 4 +#define AOSS_QMP_LS_SPSS 5 +#define AOSS_QMP_LS_VENUS 6 + +#endif