From patchwork Wed Apr 25 12:54:39 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 134272 Delivered-To: patch@linaro.org Received: by 10.46.151.6 with SMTP id r6csp827990lji; Wed, 25 Apr 2018 05:56:01 -0700 (PDT) X-Google-Smtp-Source: AIpwx49kEYpjFheoCX6k1opf6l5E0IdjKceVpLyCxkxRNxylZoRAWlT6RMMtgDzqk+iSI0Ejqs4y X-Received: by 10.98.79.12 with SMTP id d12mr16109932pfb.220.1524660960966; Wed, 25 Apr 2018 05:56:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524660960; cv=none; d=google.com; s=arc-20160816; b=s1SBi+TO62enRTP2mhMtNSYyTY2WTDD6KMMtTixLTWejp9UT7GiE3qE6iVY0Xu4eXy Ayyf0Mw3tJzDrGE79f77pPcsIGXj9zf006nt/VR9C2kH22rL9mxvVA7DzRo+24t4stMI sZAa+1Q0zSZH+XmiUd7YaIhRU5O3cmnxwS12O6zQJGmtKmDaPRSBa5m2YJBeRUEKDayA L2om8B9sTS1FSLOnxCD6vUqIQ/7E0+xeJdKFD42k7ZX+K59JO4EXvfSN68oIpY59yBdl F1E77c5vLT94HM3a32qpFlzu6TP6T7jMUMjMNC9clREowPJ+fEVFW1vmhIM5UFGgjvms 4tKA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=9AvZ2E4DugYzlauk+jbLNIc1MAtSjB8q09XwGVQNp/k=; b=FceZ/j1QFmaKy81ioJNJ1unVj2W6aJdFxw3r6JKUUQ90nkYmxv0p/IjAF3+1RFdZsR kdfSxKH6yY7fbgPS4R+GUvmo8SrFQ20I/A10/q7K5bmgj5TnQXA0EaKMTPqxfayFoKdF A6pVYFxVt25VxQtK8yCbjfMBo6+tE6Z8ef3kn7CxkEztV/TtM/HkMG2hQCTqBibd2hyw PqQgj4Jp+7wA5pwpaRSQbkfup8wDbPUCFq3IVnHJvy4YmLfmL5w3YZfhhaVd62G1othr VzPjTJmu1rV5E22arM2SFaZYj0cfmExuN2qQ1MUsA68ye+kkbtZeoUH+IUpQulw5jrmQ aEQA== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@ti.com header.s=ti-com-17Q1 header.b=VGyXBPO2; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h2si15297992pfb.111.2018.04.25.05.56.00; Wed, 25 Apr 2018 05:56:00 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@ti.com header.s=ti-com-17Q1 header.b=VGyXBPO2; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753323AbeDYMz6 (ORCPT + 6 others); Wed, 25 Apr 2018 08:55:58 -0400 Received: from fllnx209.ext.ti.com ([198.47.19.16]:15285 "EHLO fllnx209.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753354AbeDYMzx (ORCPT ); Wed, 25 Apr 2018 08:55:53 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by fllnx209.ext.ti.com (8.15.1/8.15.1) with ESMTP id w3PCtN0K024426; Wed, 25 Apr 2018 07:55:23 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ti.com; s=ti-com-17Q1; t=1524660923; bh=9iJPrhsmwWZn4+54sd6nnY9SVFPKFEx8O6NDd6WXnZc=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=VGyXBPO2qK081uy4R4ISGPp/CW4matDzB7alyibmug62QUyKzX8TwuQyy1hqH0F86 JQ6juTYLiYU6NTeaW5FBeqYtzZZjGBxWhwF8UuG2vuX2CmfFU7MQ2ZeI3yO3s/0I9N FTA7N4AsIR4Vc604fjFsy3O8i1mZ6ksTc/jxrn+c= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id w3PCtN8E024326; Wed, 25 Apr 2018 07:55:23 -0500 Received: from DLEE109.ent.ti.com (157.170.170.41) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1466.3; Wed, 25 Apr 2018 07:55:23 -0500 Received: from dlep32.itg.ti.com (157.170.170.100) by DLEE109.ent.ti.com (157.170.170.41) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1466.3 via Frontend Transport; Wed, 25 Apr 2018 07:55:23 -0500 Received: from a0393678ub.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep32.itg.ti.com (8.14.3/8.13.8) with ESMTP id w3PCt1SI021671; Wed, 25 Apr 2018 07:55:20 -0500 From: Kishon Vijay Abraham I To: =?utf-8?q?Beno=C3=AEt_Cousson_?= , Tony Lindgren CC: Jonathan Corbet , Rob Herring , Mark Rutland , , , , , , Subject: [PATCH v3 05/15] ARM: dts: dra76x-mmc-iodelay: Add a new pinctrl group for clk line without pullup Date: Wed, 25 Apr 2018 18:24:39 +0530 Message-ID: <20180425125449.19755-6-kishon@ti.com> X-Mailer: git-send-email 2.17.0 In-Reply-To: <20180425125449.19755-1-kishon@ti.com> References: <20180425125449.19755-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org During a short period when the bus voltage is switched from 3.3v to 1.8v, (to enumerate UHS mode), the mmc module is disabled and the mmc IO lines are kept in a state according to the programmed pad mux pull type. According to 4.2.4.2 Timing to Switch Signal Voltage in "SD Specifications Part 1 Physical Layer Specification Version 5.00 February 22, 2016", the host should hold CLK line low for at least 5ms. In order to keep the card line low during voltage switch, the pad mux of mmc1_clk line should be configured to pull down. Add a new pinctrl group for clock line without pullup to be used in boards where mmc1_clk line is not connected to an external pullup. Signed-off-by: Kishon Vijay Abraham I --- arch/arm/boot/dts/dra76x-mmc-iodelay.dtsi | 11 +++++++++++ 1 file changed, 11 insertions(+) -- 2.17.0 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm/boot/dts/dra76x-mmc-iodelay.dtsi b/arch/arm/boot/dts/dra76x-mmc-iodelay.dtsi index baba7b00eca7..b6327220a88e 100644 --- a/arch/arm/boot/dts/dra76x-mmc-iodelay.dtsi +++ b/arch/arm/boot/dts/dra76x-mmc-iodelay.dtsi @@ -38,6 +38,17 @@ >; }; + mmc1_pins_default_no_clk_pu: mmc1_pins_default_no_clk_pu { + pinctrl-single,pins = < + DRA7XX_CORE_IOPAD(0x3754, PIN_INPUT_PULLDOWN | MUX_MODE0) /* mmc1_clk.clk */ + DRA7XX_CORE_IOPAD(0x3758, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_cmd.cmd */ + DRA7XX_CORE_IOPAD(0x375c, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat0.dat0 */ + DRA7XX_CORE_IOPAD(0x3760, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat1.dat1 */ + DRA7XX_CORE_IOPAD(0x3764, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat2.dat2 */ + DRA7XX_CORE_IOPAD(0x3768, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat3.dat3 */ + >; + }; + mmc1_pins_hs: mmc1_pins_hs { pinctrl-single,pins = < DRA7XX_CORE_IOPAD(0x3754, PIN_INPUT_PULLUP | MUX_VIRTUAL_MODE11 | MUX_MODE0) /* mmc1_clk.clk */