From patchwork Thu Sep 21 16:49:37 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Georgi Djakov X-Patchwork-Id: 113877 Delivered-To: patch@linaro.org Received: by 10.80.163.150 with SMTP id s22csp2093150edb; Thu, 21 Sep 2017 09:51:34 -0700 (PDT) X-Received: by 10.98.215.6 with SMTP id b6mr6309722pfh.220.1506012694412; Thu, 21 Sep 2017 09:51:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1506012694; cv=none; d=google.com; s=arc-20160816; b=KQrcvcNjkBpphfVeXJN/8+E0GDn8+I0jjgPxOaCbesrZBPgfOzdYIctrNynBdm4NMC V5F5vaRew2e+lpEG1xi5bns1Ts1zFOUG0DFY5xVNJ6dZnlN06mG1SjEDG2nISSzE0+BM VHzPwBFVP9hIltfuTfAbrscwYtmSWc0L58tLYKlbTw3cXyAkLnW+9QYjMOFGaAUpPdAR vcCcLh+f+JUWURRafADGjtULQqBFGXmjOCncN2xHw6zQT2ppi/idd7x2VCg3YeUXrk69 HNv6B9i6JL5Io43Dux4OXM7hG059Kw7Xyt1QVXuiNnyCyGv/JwcygoRaeOiA2rHU8zWc da4A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=PijP79LaIICnVhnygy9mGHTKx4fsWco6XE4O3kX5yQU=; b=AP0WRdJ1EzZs0NNUUx7poWoLxYU7/7W7JedfY2Yqqpnxu5Bs7PqwslKvmHqEQbEf0C f+VDbiJqXuaT9+wc0HBOw9j2OG539AAlKw1KiMPGmZqMB+EWOctnxaTA22SQ5eTeBm/N rBhHWkSGmybHN6UD4ZFjOiHda5bOKo3ZPd27/ehcfw4pHQfhXDyvX4ynilBfs4w2Ku0T Tf7nkFTr5iRjGwl5hsBYdGIjPQgTeiuzyV8PMRZIQjjCe1QIM0hx2jFNihmgbqPymOhB P5yivIwIvNe2YsBPawYbyEbDTAz9haj6ar1K7dzRP+iDvZBHgEINyBanR4cDS+Rln1VJ Q2zw== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=T74in/PE; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v89si1256577pfi.21.2017.09.21.09.51.34; Thu, 21 Sep 2017 09:51:34 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=T74in/PE; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751745AbdIUQvc (ORCPT + 6 others); Thu, 21 Sep 2017 12:51:32 -0400 Received: from mail-wm0-f47.google.com ([74.125.82.47]:50182 "EHLO mail-wm0-f47.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751870AbdIUQtu (ORCPT ); Thu, 21 Sep 2017 12:49:50 -0400 Received: by mail-wm0-f47.google.com with SMTP id b195so3559859wmb.5 for ; Thu, 21 Sep 2017 09:49:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=PwwBcdzRnJVhmA9Fo2vN/PO33kPNYzKtlUlIy+FKAx8=; b=T74in/PEHnYvT/jnUkToaOXxqWxnjsjUO0UIHnZI8zHFc4iTBHztH9y+CDhsu7qXiT S595C2wjft81M+0WofTQdWJQNGhvDBVICk2uvDrmEs56iwYL3Uy4Ws5AIj9XLxMeu4rP eFb1O62t+uCam/jVFR8qC8LjEZ5Wnnv1dxs8E= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=PwwBcdzRnJVhmA9Fo2vN/PO33kPNYzKtlUlIy+FKAx8=; b=UWhKt6cgcIYc6CPWs43HY+WmfUt43rE1eP06+lRTpJkQnSdGFZTOfco/flAL1pY00v Bqb25GugWe90qId8zn7V6Z/jixgVS0nr11EhAfev/X3+rUMAZ+wIpSDzxZiA++6b24gi w4m7TYtq6Ilo1gSu3Da8gU2XPyEqeI4J4p+A6XlLjMwjED/EtUTLD6fGqB0t5Hwg94lH wGH3rro24dr/F3rfov7CWqIuI7bAP6OhreHmb8Fx+q4jc5xnLgP/9cy3xQ+VpaC9jltS wfn1qkH7wXmu/nr1bE7N89jdwdLran5qhgAdzRXYIsET15kHcYrO3nMVWFcZeHIQhdph LT/w== X-Gm-Message-State: AHPjjUjAio7lE8vRc8TW71tZRgvN9486OchktK2HBCi+L3/Ii7T/8NfZ qXd2SfJm4lOFwWNrj1AADzicZ2f093w= X-Google-Smtp-Source: AOwi7QClC9Po6MEghA/9E9GRI++LgJ67tCWa+LsIGTAAgEEnfm2en5SNb5I6cIz5ZiJ7wwKs7NJtsA== X-Received: by 10.80.224.79 with SMTP id g15mr1845079edl.259.1506012588584; Thu, 21 Sep 2017 09:49:48 -0700 (PDT) Received: from mms-0441.qualcomm.mm-sol.com ([212.45.67.2]) by smtp.googlemail.com with ESMTPSA id i16sm993311edj.29.2017.09.21.09.49.46 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 21 Sep 2017 09:49:47 -0700 (PDT) From: Georgi Djakov To: sboyd@codeaurora.org, jassisinghbrar@gmail.com, bjorn.andersson@linaro.org, robh+dt@kernel.org Cc: mturquette@baylibre.com, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, georgi.djakov@linaro.org Subject: [PATCH v9 4/7] clk: qcom: Add A53 PLL support Date: Thu, 21 Sep 2017 19:49:37 +0300 Message-Id: <20170921164940.20343-5-georgi.djakov@linaro.org> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20170921164940.20343-1-georgi.djakov@linaro.org> References: <20170921164940.20343-1-georgi.djakov@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org The CPUs on Qualcomm MSM8916-based platforms are clocked by two PLLs, a primary (A53) CPU PLL and a secondary fixed-rate GPLL0. These sources are connected to a mux and half-integer divider, which is feeding the CPU cores. This patch adds support for the primary CPU PLL which generates the higher range of frequencies above 1GHz. Signed-off-by: Georgi Djakov --- .../devicetree/bindings/clock/qcom,a53pll.txt | 22 +++++ drivers/clk/qcom/Kconfig | 10 ++ drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/a53-pll.c | 107 +++++++++++++++++++++ 4 files changed, 140 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/qcom,a53pll.txt create mode 100644 drivers/clk/qcom/a53-pll.c -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/clock/qcom,a53pll.txt b/Documentation/devicetree/bindings/clock/qcom,a53pll.txt new file mode 100644 index 000000000000..e3fa8118eaee --- /dev/null +++ b/Documentation/devicetree/bindings/clock/qcom,a53pll.txt @@ -0,0 +1,22 @@ +Qualcomm MSM8916 A53 PLL Binding +-------------------------------- +The A53 PLL on MSM8916 platforms is the main CPU PLL used used for frequencies +above 1GHz. + +Required properties : +- compatible : Shall contain only one of the following: + + "qcom,msm8916-a53pll" + +- reg : shall contain base register location and length + +- #clock-cells : must be set to <0> + +Example: + + a53pll: clock@b016000 { + compatible = "qcom,msm8916-a53pll"; + reg = <0xb016000 0x40>; + #clock-cells = <0>; + }; + diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig index 9f6c278deead..81ac7b9378fe 100644 --- a/drivers/clk/qcom/Kconfig +++ b/drivers/clk/qcom/Kconfig @@ -12,6 +12,16 @@ config COMMON_CLK_QCOM select REGMAP_MMIO select RESET_CONTROLLER +config QCOM_A53PLL + bool "MSM8916 A53 PLL" + depends on COMMON_CLK_QCOM + default ARCH_QCOM + help + Support for the A53 PLL on MSM8916 devices. It provides + the CPU with frequencies above 1GHz. + Say Y if you want to support higher CPU frequencies on MSM8916 + devices. + config QCOM_CLK_RPM tristate "RPM based Clock Controller" depends on COMMON_CLK_QCOM && MFD_QCOM_RPM diff --git a/drivers/clk/qcom/Makefile b/drivers/clk/qcom/Makefile index 3f3aff229fb7..19ae884b5166 100644 --- a/drivers/clk/qcom/Makefile +++ b/drivers/clk/qcom/Makefile @@ -31,5 +31,6 @@ obj-$(CONFIG_MSM_LCC_8960) += lcc-msm8960.o obj-$(CONFIG_MSM_MMCC_8960) += mmcc-msm8960.o obj-$(CONFIG_MSM_MMCC_8974) += mmcc-msm8974.o obj-$(CONFIG_MSM_MMCC_8996) += mmcc-msm8996.o +obj-$(CONFIG_QCOM_A53PLL) += a53-pll.o obj-$(CONFIG_QCOM_CLK_RPM) += clk-rpm.o obj-$(CONFIG_QCOM_CLK_SMD_RPM) += clk-smd-rpm.o diff --git a/drivers/clk/qcom/a53-pll.c b/drivers/clk/qcom/a53-pll.c new file mode 100644 index 000000000000..6276934daa0a --- /dev/null +++ b/drivers/clk/qcom/a53-pll.c @@ -0,0 +1,107 @@ +/* + * Copyright (c) 2017, Linaro Limited + * Copyright (c) 2014, The Linux Foundation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 and + * only version 2 as published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + */ + +#include +#include +#include +#include + +#include "clk-pll.h" +#include "clk-regmap.h" + +static const struct pll_freq_tbl a53pll_freq[] = { + { 998400000, 52, 0x0, 0x1, 0 }, + { 1094400000, 57, 0x0, 0x1, 0 }, + { 1152000000, 62, 0x0, 0x1, 0 }, + { 1209600000, 65, 0x0, 0x1, 0 }, + { 1401600000, 73, 0x0, 0x1, 0 }, +}; + +static const struct regmap_config a53pll_regmap_config = { + .reg_bits = 32, + .reg_stride = 4, + .val_bits = 32, + .max_register = 0x40, + .fast_io = true, +}; + +static const struct of_device_id qcom_a53pll_match_table[] = { + { .compatible = "qcom,msm8916-a53pll" }, + { } +}; + +static int qcom_a53pll_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct regmap *regmap; + struct resource *res; + struct clk_pll *pll; + void __iomem *base; + struct clk_init_data init = { }; + int ret; + + pll = devm_kzalloc(dev, sizeof(*pll), GFP_KERNEL); + if (!pll) + return -ENOMEM; + + res = platform_get_resource(pdev, IORESOURCE_MEM, 0); + base = devm_ioremap_resource(dev, res); + if (IS_ERR(base)) + return PTR_ERR(base); + + regmap = devm_regmap_init_mmio(dev, base, &a53pll_regmap_config); + if (IS_ERR(regmap)) + return PTR_ERR(regmap); + + pll->l_reg = 0x04; + pll->m_reg = 0x08; + pll->n_reg = 0x0c; + pll->config_reg = 0x14; + pll->mode_reg = 0x00; + pll->status_reg = 0x1c; + pll->status_bit = 16; + pll->freq_tbl = a53pll_freq; + + init.name = "a53pll"; + init.parent_names = (const char *[]){ "xo" }; + init.num_parents = 1; + init.ops = &clk_pll_sr2_ops; + init.flags = CLK_IS_CRITICAL; + pll->clkr.hw.init = &init; + + ret = devm_clk_register_regmap(dev, &pll->clkr); + if (ret) { + dev_err(dev, "failed to register regmap clock: %d\n", ret); + return ret; + } + + ret = of_clk_add_hw_provider(dev->of_node, of_clk_hw_simple_get, + &pll->clkr.hw); + if (ret) { + dev_err(dev, "failed to add clock provider: %d\n", ret); + return ret; + } + + return 0; +} + +static struct platform_driver qcom_a53pll_driver = { + .probe = qcom_a53pll_probe, + .driver = { + .name = "qcom-a53pll", + .of_match_table = qcom_a53pll_match_table, + }, +}; + +builtin_platform_driver(qcom_a53pll_driver);