From patchwork Mon Jul 31 12:05:52 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jerome Brunet X-Patchwork-Id: 109001 Delivered-To: patch@linaro.org Received: by 10.182.45.195 with SMTP id p3csp3566997obm; Mon, 31 Jul 2017 05:05:59 -0700 (PDT) X-Received: by 10.98.200.152 with SMTP id i24mr14415601pfk.33.1501502758920; Mon, 31 Jul 2017 05:05:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1501502758; cv=none; d=google.com; s=arc-20160816; b=xwpVUCUVXa4sE5b+nuNQ4Qgn54EmzIpz5mzy298gPE++f64ZzY7A6gvht2e74QKpBK 3SXIDPgVXYS2u4h2veD7R+PNG8qCUeZ8uVzAgg5gWlVKTOcn7AkXOR62NMaJkz6Y3vA6 hVM2jETQv52Hee2JTxceYiYaOqmXP5LRGmQMagj+QW9K++jjYHrzMl0t4OIQYOeMF9TY t8+WnjRVb6mY4r6pHnX94fPWd0uUhqFBr18gK2scrtBxzu05gpTRFGst/WeLNvWvUSiF JyhtYjL/S5H49q7g7hzGj8ULnHWEea8cU2U/LJGhPv/MrntDcisllTB1bdBpY3Roa57z 4SSg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature:arc-authentication-results; bh=wySYRI1xmXI/EZBM+S2cqRuN4pvfBALBZ/O2I5Yhp2s=; b=ir4HzaTYyqUJleY2eJ0V1MdhyJFGvub+2yT6FCTXSWSdOqyCEwutKHAGfOCHuf8J5L 8AAPOP2P6buieYS1uJ2IGAZUkpfa4iQaGt34JrPoG8VsVTkMJvQAHRnAdQrW9IfJ4qP0 Odr4nXkdS+fUT7R0fJdE4OPnrJLNugrKdgyuzmYOv0ItiWi71s80YY4kzBpa+gLoHLXi aRIcjYakicDExcw/BIlzGelnH3zcAnV0QjP2r/LrxkOwiVxGGwWVqgulUKneMA+VjWu1 pAlBtJ3c03tgnUGZjp+YkqAMemZtwDNVQcksD0c/U1R6H8hwqgf6GRhS8mISdSSGun6L PJ5A== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@baylibre-com.20150623.gappssmtp.com header.b=vfD/mjh4; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l36si15304326plg.976.2017.07.31.05.05.58; Mon, 31 Jul 2017 05:05:58 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@baylibre-com.20150623.gappssmtp.com header.b=vfD/mjh4; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752071AbdGaMF5 (ORCPT + 7 others); Mon, 31 Jul 2017 08:05:57 -0400 Received: from mail-wr0-f176.google.com ([209.85.128.176]:34619 "EHLO mail-wr0-f176.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751980AbdGaMF5 (ORCPT ); Mon, 31 Jul 2017 08:05:57 -0400 Received: by mail-wr0-f176.google.com with SMTP id 12so178597420wrb.1 for ; Mon, 31 Jul 2017 05:05:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id; bh=5cdFefbzoWwj93F/+yl48Vt2YEiF4nUdQQq9fbbxzYU=; b=vfD/mjh4XxVT7Ds0x0wirFI73P9zW2QrDT7lwrM0B8eeAju0KTbxk57umi5YoQzi2v g5td7efuY9F07Tds/hp5Aef2LoqZwGp+dnk0wrC0XsCCWCD0OPYsOTBNxq3STmec3Hhy wiYAgx65rZomCdZ0pPM4PNokpNXMmGJxbNYfTzu7rYPFa59/juKPEzSB7s4Gx5RFaOGK pAKMXh4T+SyxMq050OF/zxvamPGyF6UEZXOBWvtRX/uct5NpBYeWqGCdBuHdZ4HOUdw+ i+hVfGzJfMsIMMrVKcrS1P3U+o7kVsPjGjCb5tssmjDUOIGj4sAWL2qemj9Z13SwvOdx wdeQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=5cdFefbzoWwj93F/+yl48Vt2YEiF4nUdQQq9fbbxzYU=; b=dE6IoxJKbs1MOC07w/5XjwShyHSbwTeVTiOM3Kc1BMXXErb6dgO3kFtl4wym0YSt4F 9FAVp88D3MkS0qebImCC5lVL9d8dHWde4fRvjobRQhSEVDJ0CsE4J2ItrFGKN5YitAu9 CF9j0FBxT9St7yVKimO5ZLQIB/aNSkXRbxjkrdQpCTCY6OrAKe1av/ts87STd7lJ9hCQ UJmIRjC1rDCjKVTbQaVBPngXV/kpAuu7ETqFc9u88o0/Q7OW929x1V2RDT9Dq9y2yMiz /3j/acpc/YYVTMMQyoslHQzfjP3RYG37nAZP+NiSJwlBBrepovoObwsJW81CJ9dIryXd K31w== X-Gm-Message-State: AIVw110LRsaXPtdJTRi2mFJV56XRxk2MJ2bnPiD4A7wEkDn0JAHz25qS YDVRKj2nmCosaC1J X-Received: by 10.223.147.97 with SMTP id 88mr12418497wro.226.1501502755846; Mon, 31 Jul 2017 05:05:55 -0700 (PDT) Received: from localhost.localdomain ([90.63.244.31]) by smtp.googlemail.com with ESMTPSA id q10sm33882422wrb.3.2017.07.31.05.05.55 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 31 Jul 2017 05:05:55 -0700 (PDT) From: Jerome Brunet To: Kevin Hilman , Carlo Caione Cc: Jerome Brunet , devicetree@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH] ARM64: dts: meson-gx: Use correct mmc clock source 0 Date: Mon, 31 Jul 2017 14:05:52 +0200 Message-Id: <20170731120552.31606-1-jbrunet@baylibre.com> X-Mailer: git-send-email 2.9.4 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Now that the clock source 0 is properly described in the CCF, use it instead of assuming the default value (xtal) Signed-off-by: Jerome Brunet --- This patchset depends on clock patchset adding the related clocks: * https://lkml.kernel.org/r/20170731115603.29720-1-jbrunet@baylibre.com arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi | 6 +++--- arch/arm64/boot/dts/amlogic/meson-gxl.dtsi | 6 +++--- 2 files changed, 6 insertions(+), 6 deletions(-) -- 2.9.4 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi b/arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi index 17d3efdf1469..9a1e478f80d5 100644 --- a/arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi @@ -652,21 +652,21 @@ &sd_emmc_a { clocks = <&clkc CLKID_SD_EMMC_A>, - <&xtal>, + <&clkc CLKID_SD_EMMC_A_CLK0>, <&clkc CLKID_FCLK_DIV2>; clock-names = "core", "clkin0", "clkin1"; }; &sd_emmc_b { clocks = <&clkc CLKID_SD_EMMC_B>, - <&xtal>, + <&clkc CLKID_SD_EMMC_B_CLK0>, <&clkc CLKID_FCLK_DIV2>; clock-names = "core", "clkin0", "clkin1"; }; &sd_emmc_c { clocks = <&clkc CLKID_SD_EMMC_C>, - <&xtal>, + <&clkc CLKID_SD_EMMC_C_CLK0>, <&clkc CLKID_FCLK_DIV2>; clock-names = "core", "clkin0", "clkin1"; }; diff --git a/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi b/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi index 8d4f3160a0ee..071eca074a91 100644 --- a/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi @@ -593,21 +593,21 @@ &sd_emmc_a { clocks = <&clkc CLKID_SD_EMMC_A>, - <&xtal>, + <&clkc CLKID_SD_EMMC_A_CLK0>, <&clkc CLKID_FCLK_DIV2>; clock-names = "core", "clkin0", "clkin1"; }; &sd_emmc_b { clocks = <&clkc CLKID_SD_EMMC_B>, - <&xtal>, + <&clkc CLKID_SD_EMMC_B_CLK0>, <&clkc CLKID_FCLK_DIV2>; clock-names = "core", "clkin0", "clkin1"; }; &sd_emmc_c { clocks = <&clkc CLKID_SD_EMMC_C>, - <&xtal>, + <&clkc CLKID_SD_EMMC_C_CLK0>, <&clkc CLKID_FCLK_DIV2>; clock-names = "core", "clkin0", "clkin1"; };