From patchwork Wed Jun 7 21:27:30 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Suman Anna X-Patchwork-Id: 103318 Delivered-To: patch@linaro.org Received: by 10.140.91.77 with SMTP id y71csp2140745qgd; Wed, 7 Jun 2017 14:28:05 -0700 (PDT) X-Received: by 10.99.117.81 with SMTP id f17mr21043711pgn.117.1496870885605; Wed, 07 Jun 2017 14:28:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1496870885; cv=none; d=google.com; s=arc-20160816; b=Dn/PpHsapmQgGN1SLF85PQ1tpTd4VlUjeZlCV39sRFanADQPlEacng8yq+JVa6SRr9 EhtV+id+Sr57o+tsF3I39+SWh+VQeoR2eLVRXk6NMh+QkuDUaH43vhwxGmzOGAogTt8G 98nenGu9idXQp5wTPYbOxz/NWuoN7wNYIYY3n0N8a1j95HeHy5lIdNcDYk+Za20jMvX5 AHfvADWqDBHje8BUsDxJcURkfYyQWAQrop/zs88wVvWZKAyZwmeuVtTQtTqlUz+JvcXv 6guAr++PgRdmIXsMJup6KYdWrNyS/niGreFxvPqcI8IfdWYkul9W2w1hBDYt+feTWW/M iEBg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=tmIgDENf0EKEwc2UjAwfQPQn137kRwx8b8hUjRcO75Y=; b=MTGWHWkNCjtdfyO17fIjyG24xtJjGHfwTMsoM2L7/PrwudNKfv1yRPxFg/UKavBbw/ ghGuwzp2iUeG+HraqVDW5MbFAxndnC9MzhvjI6YWrkvmytiY0187yKIc21G8X0qF4WKL Q+1i8uXBKQQmGHUIK1F4JE7ciyT6PfSpASEIAjv5M9oG5Ph8uu4X9aqN0DpgmLDbLId3 /VbJ79YgKdjLRylIZl8RIG0fGFKlSXmrenTLRSMFytbDyB093d2xhEWYgXAAaL45JSXV N/bebc3a+818GO7lbcHNsbSpLkLK/9O5YqlHS08NBmhNuxZEUGgoCJuOFxgAOlmNr2ml HzMg== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@ti.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h29si2737033pfa.290.2017.06.07.14.28.05; Wed, 07 Jun 2017 14:28:05 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@ti.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751517AbdFGV2D (ORCPT + 7 others); Wed, 7 Jun 2017 17:28:03 -0400 Received: from fllnx210.ext.ti.com ([198.47.19.17]:11378 "EHLO fllnx210.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751072AbdFGV2C (ORCPT ); Wed, 7 Jun 2017 17:28:02 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by fllnx210.ext.ti.com (8.15.1/8.15.1) with ESMTP id v57LRY9V014177; Wed, 7 Jun 2017 16:27:34 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ti.com; s=ti-com-17Q1; t=1496870854; bh=oGDtYc4VfVfF0bI9BdDjpYGT2PF95ch3t7wgBWW0JRE=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=w/fQQbpAbDPPqPWfeF39rCK5aCG9EB2Q3rDKv1h1bOPhzVUWWtt3sYnglFW7+wEwx DhJm/4b4UBOxhp5X502PRoRX/BZZEnCw7jpYHphDagY/Gse2U/sNB+2RjeVsCqRl0Y MxnR7SQjqtRxOU2wYgrux7zPW2fOI824OYRu7zrs= Received: from DFLE72.ent.ti.com (dfle72.ent.ti.com [128.247.5.109]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id v57LRY30010080; Wed, 7 Jun 2017 16:27:34 -0500 Received: from dlep33.itg.ti.com (157.170.170.75) by DFLE72.ent.ti.com (128.247.5.109) with Microsoft SMTP Server id 14.3.294.0; Wed, 7 Jun 2017 16:27:33 -0500 Received: from legion.dal.design.ti.com (legion.dal.design.ti.com [128.247.22.53]) by dlep33.itg.ti.com (8.14.3/8.13.8) with ESMTP id v57LRXxS014170; Wed, 7 Jun 2017 16:27:33 -0500 Received: from localhost (irmo.dhcp.ti.com [128.247.58.167]) by legion.dal.design.ti.com (8.11.7p1+Sun/8.11.7) with ESMTP id v57LRX307122; Wed, 7 Jun 2017 16:27:33 -0500 (CDT) From: Suman Anna To: Tony Lindgren CC: Tero Kristo , Lokesh Vutla , Subhajit Paul , , , , Suman Anna Subject: [PATCH 6/6] ARM: dts: dra7xx-clocks: Use DPLL_GPU for GPU clocks Date: Wed, 7 Jun 2017 16:27:30 -0500 Message-ID: <20170607212730.33002-7-s-anna@ti.com> X-Mailer: git-send-email 2.12.0 In-Reply-To: <20170607212730.33002-1-s-anna@ti.com> References: <20170607212730.33002-1-s-anna@ti.com> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Subhajit Paul The GPU has two functional clocks - GPU_CORE_GCLK and GPU_HYD_GCLK. Both of these are mux clocks and are derived from the DPLL_CORE H14 output clock CORE_GPU_CLK by default. These clocks can also be be derived from DPLL_PER or DPLL_GPU. The GPU DPLL provides the output clocks primarily for the GPU. Configuring the GPU for different OPP clock frequencies is easier to achieve when using the DPLL_GPU rather than the other two DPLLs due to: 1. minimal affect on any other output clocks from these DPLLs 2. may require an impossible post-divider values on existing DPLLs without affecting other clocks. So, switch the GPU functional clocks to be sourced from GPU DPLL by default. This is done using the DT standard properties "assigned-clocks" and "assigned-clock-parents". Newer u-boots (from 2017.01 onwards) reuse and can update these properties to choose an appropriate one-time fixed OPP configuration as all the required ABB/AVS setup is performed within the bootloader. Note that there is no DVFS supported for any of the non-MPU domains. The DPLL will automatically transition into a low-power stop mode when the associated output clocks are not utilized or gated automatically. This patch also sets the initial values for the DPLL_GPU outputs. These values are chosen based on the OPP_NOM values defined as per recommendation from design team. The DPLL locked frequency is kept at 1277 MHz, so that the value for the divider clock, dpll_gpu_m2_ck, can be set to 425.67 MHz for OPP_NOM. Signed-off-by: Subhajit Paul [s-anna@ti.com: revise patch description] Signed-off-by: Suman Anna --- arch/arm/boot/dts/dra7xx-clocks.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) -- 2.12.0 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm/boot/dts/dra7xx-clocks.dtsi b/arch/arm/boot/dts/dra7xx-clocks.dtsi index 76e2b7478141..cf229dfabf61 100644 --- a/arch/arm/boot/dts/dra7xx-clocks.dtsi +++ b/arch/arm/boot/dts/dra7xx-clocks.dtsi @@ -414,6 +414,8 @@ compatible = "ti,omap4-dpll-clock"; clocks = <&sys_clkin1>, <&dpll_gpu_byp_mux>; reg = <0x02d8>, <0x02dc>, <0x02e4>, <0x02e0>; + assigned-clocks = <&dpll_gpu_ck>; + assigned-clock-rates = <1277000000>; }; dpll_gpu_m2_ck: dpll_gpu_m2_ck@2e8 { @@ -425,6 +427,8 @@ reg = <0x02e8>; ti,index-starts-at-one; ti,invert-autoidle-bit; + assigned-clocks = <&dpll_gpu_m2_ck>; + assigned-clock-rates = <425666667>; }; dpll_core_m2_ck: dpll_core_m2_ck@130 { @@ -1760,6 +1764,8 @@ clocks = <&dpll_core_h14x2_ck>, <&dpll_per_h14x2_ck>, <&dpll_gpu_m2_ck>; ti,bit-shift = <24>; reg = <0x1220>; + assigned-clocks = <&gpu_core_gclk_mux>; + assigned-clock-parents = <&dpll_gpu_m2_ck>; }; gpu_hyd_gclk_mux: gpu_hyd_gclk_mux@1220 { @@ -1768,6 +1774,8 @@ clocks = <&dpll_core_h14x2_ck>, <&dpll_per_h14x2_ck>, <&dpll_gpu_m2_ck>; ti,bit-shift = <26>; reg = <0x1220>; + assigned-clocks = <&gpu_hyd_gclk_mux>; + assigned-clock-parents = <&dpll_gpu_m2_ck>; }; l3instr_ts_gclk_div: l3instr_ts_gclk_div@e50 {